

3.3 V 16-bit transparent D-type latch with 30 Ω termination resistors; 3-state

Product data s

**Product data sheet** 

## 1. General description

The 74LVT162373 is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 3.3 V.

This device is a 16-bit transparent D-type latch with non-inverting 3-state bus compatible outputs. The device can be used as two 8-bit latches or one 16-bit latch. When latch enable (LE) input is HIGH, the Q outputs follow the date (D) inputs. When latch enable is taken LOW, the Q outputs are latched at the levels of the D inputs one setup time prior to the HIGH-to-LOW transition.

The 74LVT162373 is designed with 30  $\Omega$  series resistance in both the HIGH-state and LOW-state of the output. This design reduces the noise in applications such as memory address drivers, clock drivers and bus receivers and transmitters.

## 2. Features and benefits

- 16-bit transparent latch
- 3-state buffers
- Output capability: +12 mA/-12 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Outputs include series resistance of 30  $\Omega$  making external termination resistors unnecessary
- Power-up reset
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus
- Latch-up protection:
  - JESD78B Class II exceeds 500 mA
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C

# 3. Ordering information


#### Table 1. Ordering information

Type number	Package						
	Temperature range	Name	Description	Version			
74LVT162373DGG	-40 °C to +85 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1			




3.3 V 16-bit transparent D-type latch with 30  $\Omega$  termination resistors; 3-state

# 4. Functional diagram




### 3.3 V 16-bit transparent D-type latch with 30 $\Omega$ termination resistors; 3-state



# 5. Pinning information

## 5.1. Pinning



### 3.3 V 16-bit transparent D-type latch with 30 $\Omega$ termination resistors; 3-state

## 5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7	47, 46, 44, 43, 41, 40, 38, 37	data inputs
2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7	36, 35, 33, 32, 30, 29, 27, 26	data inputs
1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7	2, 3, 5, 6, 8, 9, 11, 12	data outputs
2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7	13, 14, 16, 17, 19, 20, 22, 23	data outputs
10E, 20E	1, 24	output enable inputs (active LOW)
1LE, 2LE	48, 25	Latch Enable inputs (active HIGH)
GND	4, 10, 15, 21, 28, 34, 39, 45	ground (0 V)
V <sub>CC</sub>	7, 18, 31, 42	supply voltage

# 6. Functional description

#### Table 3. Function table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;

↓ = HIGH-to-LOW LE transition; NC = No change;

X = don't care; Z = high-impedance OFF-state.

Operating mode	Inputs		Internal	Outputs	
	nOE	nLE	nDn	latches	nQn
enable and read register (transparent mode)	L	Н	L	L	L
	L	Н	Н	Н	Н
latch and read register	L	<b>1</b>	I	L	L
	L	<b>↓</b>	h	Н	Н
Hold	L	L	Х	NC	NC
Latch register and disable outputs	Н	L	Х	NC	Z
	Н	Н	nDn	nDn	Z

### 3.3 V 16-bit transparent D-type latch with 30 $\Omega$ termination resistors; 3-state

# 7. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+4.6	V
VI	input voltage	[1]	-0.5	+7.0	V
V <sub>O</sub>	output voltage	output in OFF-state or HIGH-state [1]	-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V	-50	-	mA
Io	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-64	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature	[2]	-	150	°C

<sup>[1]</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		2.7	-	3.6	V
VI	input voltage		0	-	5.5	V
Δt/ΔV	input transition rise and fall rate	outputs enabled	-	-	10	ns/V
T <sub>amb</sub>	ambient temperature	in free-air	-40	+25	+85	°C

## 9. Static characteristics

#### **Table 6. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V <sub>IK</sub>	input clamping voltage	V <sub>CC</sub> = 2.7 V; I <sub>IK</sub> = -18 mA		-	-0.85	-1.2	V
$V_{IH}$	HIGH-level input voltage			2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = -12 mA		2.0	-	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 16 mA		-	-	0.8	V
I <sub>OH</sub>	HIGH-level output current			-	-	-12	mA
I <sub>OL</sub>	LOW-level output current			-	-	12	mA
V <sub>OL(pu)</sub>	power-up LOW-level output voltage	$V_{CC}$ = 3.6 V; $I_O$ = 1 mA; $V_I$ = $V_{CC}$ or GND	[2]	-	0.1	0.55	V

<sup>[2]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

## 3.3 V 16-bit transparent D-type latch with 30 $\Omega$ termination resistors; 3-state

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I <sub>I</sub>	input leakage current	all input pins				
		V <sub>CC</sub> = 0 V or 3.6 V; V <sub>I</sub> = 5.5 V	-	0.4	10	μA
		control pins				
		$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	0.1	±1	μΑ
		data pins; V <sub>CC</sub> = 3.6 V	1			
		V <sub>I</sub> = V <sub>CC</sub>	-	0.1	1	μΑ
		V <sub>I</sub> = 0 V	-	-0.4	-5	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$	-	0.1	±100	μΑ
I <sub>BHL</sub>	bus hold LOW current	nDn inputs; V <sub>CC</sub> = 3 V; V <sub>I</sub> = 0.8 V	75	135	-	μΑ
I <sub>BHH</sub>	bus hold HIGH current	nDn inputs; V <sub>CC</sub> = 3 V; V <sub>I</sub> = 2.0 V	-75	-135	-	μΑ
I <sub>BHLO</sub>	bus hold LOW overdrive current	nDn inputs; $V_{CC} = 3.6 \text{ V}$ ; $V_I = 0 \text{ V}$ to $3.6 \text{ V}$ [4]	500	-	-	μA
I <sub>внно</sub>	bus hold HIGH overdrive current	nDn inputs; $V_{CC} = 3.6 \text{ V}$ ; $V_I = 0 \text{ V}$ to $3.6 \text{ V}$ [4	-	-	-500	μΑ
I <sub>CEX</sub>	output high leakage current	output in HIGH-state when $V_O > V_{CC}$ ; $V_O = 5.5 \text{ V}$ ; $V_{CC} = 3.0 \text{ V}$	-	50	125	μA
I <sub>O(pu/pd)</sub>	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \text{ n} \overline{\text{OE}} = \text{don't care}$	-	1	±100	μA
l <sub>OZ</sub>	OFF-state output current	$V_{CC}$ = 3.6 V; $V_I$ = $V_{IH}$ or $V_{IL}$				
		V <sub>O</sub> = 3.0 V	-	0.5	5	μΑ
		V <sub>O</sub> = 0.5 V	-	0.5	-5	μΑ
I <sub>CC</sub>	supply current	$V_{CC}$ = 3.6 V; $V_I$ = GND or $V_{CC}$ ; $I_O$ = 0 A				
		outputs HIGH	-	0.07	0.12	mA
		outputs LOW	-	4.0	6	mA
		outputs disabled [6	-	0.07	0.12	mA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_{CC}$ = 3 V to 3.6 V; one input at $V_{CC}$ - 0.6 V; other inputs at $V_{CC}$ or GND	-	0.1	0.2	mA
Cı	input capacitance	V <sub>I</sub> = 0 V or 3.0 V	-	3	-	pF
Co	output capacitance	Outputs disabled; V <sub>O</sub> = 0 V or 3.0 V	-	9	-	pF
						$\overline{}$

Typical values are at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C. For valid test results, data must not be loaded into the latches after applying power.

<sup>[3]</sup> Unused pins at V<sub>CC</sub> or GND.

This is the bus hold overdrive current required to force the input to the opposite logic state. [4]

This parameter is valid for any  $V_{CC}$  between 0 V and 1.2 V with a transition time of up to 10 ms. From  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 3.0 V to 3.6 V a transition time of 100  $\mu$ s is permitted. This parameter is valid for  $T_{amb}$  = 25 °C only.

 $I_{CC}$  with outputs disabled is measured with outputs pulled to  $V_{CC}$  or GND.

This is the increase in supply current for each input at the specified voltage level other than  $V_{CC}$  or GND.

3.3 V 16-bit transparent D-type latch with 30  $\Omega$  termination resistors; 3-state

# 10. Dynamic characteristics

**Table 7. Dynamic characteristics** 

At recommended operating conditions; Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 9.


Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
t <sub>PLH</sub> LOW to HIGH		nDn to nQn; see Fig. 5				
	propagation delay	V <sub>CC</sub> = 2.7 V	-	-	5.1	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	2.5	4.6	ns
t <sub>PHL</sub>	HIGH to LOW	nDn to nQn; see Fig. 5				
	propagation delay	V <sub>CC</sub> = 2.7 V	-	-	4.3	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	2.5	4.0	ns
t <sub>PLH</sub>	LOW to HIGH	nLE to nQn; see Fig. 6				
	propagation delay	V <sub>CC</sub> = 2.7 V	-	-	5.8	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	3.0	5.1	ns
t <sub>PHL</sub>	HIGH to LOW	nLE to nQn; see Fig. 6				
	propagation delay	V <sub>CC</sub> = 2.7 V	-	-	4.3	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	3.0	4.6	ns
t <sub>PZH</sub>	OFF-state to HIGH	nOE to nQn; see Fig. 7				
	propagation delay	V <sub>CC</sub> = 2.7 V	-	-	6.6	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.1	3.5	5.4	ns
	OFF-state to LOW	nOE to nQn; see Fig. 7				
	propagation delay	V <sub>CC</sub> = 2.7 V	-	-	5.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.1	3.2	4.9	ns
t <sub>PHZ</sub>	HIGH to OFF-state propagation delay	nOE to nQn; see Fig. 7				
		V <sub>CC</sub> = 2.7 V	-	-	5.7	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.1	3.5	5.4	ns
t <sub>PLZ</sub>	LOW to OFF-state	nOE to nQn; see Fig. 7				
	propagation delay	V <sub>CC</sub> = 2.7 V	-	-	5.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.1	3.2	5.1	ns
t <sub>su(H)</sub>	set-up time HIGH	nDn to nLE; see Fig. 8				
		V <sub>CC</sub> = 2.7 V	1.0	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	0.1	-	ns
t <sub>su(L)</sub>	set-up time LOW	nDn to nLE; see Fig. 8				
. ,		V <sub>CC</sub> = 2.7 V	2.0	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.0	0.2	-	ns
t <sub>h(H)</sub>	hold time HIGH	nDn to nLE; see Fig. 8				
		V <sub>CC</sub> = 2.7 V	1.0	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	0	-	ns
t <sub>h(L)</sub>	hold time LOW	nDn to nLE; see Fig. 8				
,		V <sub>CC</sub> = 2.7 V	2.0	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	0	-	ns
t <sub>WH</sub>	pulse width HIGH	nLE; see Fig. 6				
*VVH		1/ 071/	4.5			+
		$V_{CC} = 2.7 \text{ V}$	1.5	-	-	ns

<sup>[1]</sup> Typical values are at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25  $^{\circ}$ C.

74LVT162373

#### 3.3 V 16-bit transparent D-type latch with 30 $\Omega$ termination resistors; 3-state


## 10.1. Waveforms and test circuit



Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical voltage output levels that occur with the output load.


Fig. 5. Input (nDn) to output (nQn) propagation delays



Measurement points are given in Table 8.

 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.


Fig. 6. Latch enable input (nLE) to data output (nQn) propagation delays and pulse width



Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical voltage output levels that occur with the output load.

Fig. 7. OFF-state to HIGH or LOW and HIGH or LOW to OFF-state propagation delays



Measurement points are given in Table 8.


The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig. 8. Input (nDn) to output (nLE) data set-up and hold times

**Table 8. Measurement points** 

Input		Output			
V <sub>I</sub>	V <sub>M</sub>	V <sub>M</sub> V <sub>X</sub> V <sub>Y</sub>			
2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> - 0.3 V	

### 3.3 V 16-bit transparent D-type latch with 30 $\Omega$ termination resistors; 3-state





Test data is given in Table 9.

Definitions test circuit:

R<sub>L</sub> = Load resistance;

C<sub>L</sub> = Load capacitance including jig and probe capacitance;

R<sub>T</sub> = Termination resistance should be equal to output impedance Z<sub>o</sub> of the pulse generator;

 $V_{EXT}$  = Test voltage for switching times.

### Fig. 9. Test circuit for measuring switching times

Table 9. Test data

Input	out		Load		V <sub>EXT</sub>			
V <sub>I</sub>	fi	t <sub>W</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>
2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF	500 Ω	GND	6 V	open

3.3 V 16-bit transparent D-type latch with 30  $\Omega$  termination resistors; 3-state

# 11. Package outline




Fig. 10. Package outline SOT362-1 (TSSOP48)

## 3.3 V 16-bit transparent D-type latch with 30 $\Omega$ termination resistors; 3-state

## 12. Abbreviations

#### **Table 10. Abbreviations**

Table 1417 (Abrief 1416)					
Acronym	Description				
ANSI	American National Standards Institute				
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor				
CDM	Charged Device Model				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
ESDA	ElectroStatic Discharge Association				
НВМ	Human Body Model				
JEDEC	Joint Electron Device Engineering Council				
TTL	Transistor-Transistor Logic				

# 13. Revision history

### **Table 11. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes				
74LVT162373 v.4	20240708	Product data sheet	-	74LVT162373 v.3				
Modifications:	Section 2: ES	<u>Section 2</u> : ESD specification updated according to the latest JEDEC standard.						
74LVT162373 v.3	20240201	Product data sheet	-	74LVT162373 v.2				
Modifications:	• <u>Fig. 10</u> : Upda	Fig. 10: Updated package outline drawing SOT362-1 (TSSOP48).						
74LVT162373 v.2	20181001	Product data sheet	-	74LVT162373 v.1				
Modifications:	Nexperia. • Legal texts ha	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Type number 74LVT162373DL (SOT370-1) removed.</li> </ul>						
74LVT162373 v.1	19990923	Product specification	-	-				

#### 3.3 V 16-bit transparent D-type latch with 30 $\Omega$ termination resistors; 3-state

## 14. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVT162373

All information provided in this document is subject to legal disclaimers.

## 3.3 V 16-bit transparent D-type latch with 30 $\Omega$ termination resistors; 3-state

## **Contents**

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	4
6. Functional description	4
7. Limiting values	5
8. Recommended operating conditions	5
9. Static characteristics	5
	_
10. Dynamic characteristics	7
10. Dynamic characteristics	
•	8
10.1. Waveforms and test circuit	8 <b>10</b>
10.1. Waveforms and test circuit	8 10 11
10.1. Waveforms and test circuit	8 10 11

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 8 July 2024

<sup>©</sup> Nexperia B.V. 2024. All rights reserved