





## **JN Semiconductor®**

To k are more about Old Semiconductor, please visit our website at www.onsemi.com

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



## 74LVT2245, 74LVTH2245 Low Voltage Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs and 25 $\Omega$ Series Resistors in the **B Port Outputs**

#### **Features**

- Input and output interface capability to systems at 5V V<sub>CC</sub>
- Equivalent  $25\Omega$  series resistor on B Port outputs
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH2245), also available without bushold feature (74LVT2245)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -12mA/+12mA on B Port, -32mA/+64mA on A Port
- Latch-up performance exceeds 500m4
- ESD performance:
  - Human-body model > 2000√
  - Machine model > 2 √√
  - Charged-device m el > 10 V

## **General Description**

The LVT2245 and LVTH? to continue iting bidirectional buffers \ h 3 TA1. aputs and are intended for bus-captic applications. The Transmit/ Receive (T/P input c 'ern o line direction of data flow through the billirection of transceiver. Transmit (active-HIGH) encles that m A Ports to B Ports; Receive The Phabics data from B Ports to A Ports. The itpu Ena. input, when HIGH, disables both A and B Pus by placing them in a high impedance state. The equilibriliant 25Ω-series resistores the B Fort helps reduce output overshoot and under shoot.

The LVTH2245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused in outs.


Those transceivers are designed for low voltage (3.3V) Y<sub>CC</sub> applications, but with the capability to provide a TTL interface to a 5V environment. The LVT2245 and LVTF.2245 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V AET while maintaining low power dissipation.

	Package	
Order Number	Number	Package Description
741.V Y2245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVT2245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVT2245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH2245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH2245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH2245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.


## **Connection Diagram**




## **Pin Description**

Pin Names	Description
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-STATE Out
B <sub>0</sub> –B <sub>7</sub>	Side B Inputs or 3-ST/ *†pu

## **Logic Symbols**





# Truth Table

Inp	uts	
ŌĒ	T/R	Outputs
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	X	HIGH-Z State

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +4.6V
VI	DC Input Voltage	-0.5V to +7.0V
Vo	DC Output Voltage	
	Output in 3-STATE	–0.5V to +7.0V
	Output in HIGH or LOW State <sup>(1)</sup>	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current, V <sub>I</sub> < GND	-50mA
I <sub>OK</sub>	DC Output Diode Current, V <sub>O</sub> < GND	-50mA
Io	DC Output Current, V <sub>O</sub> > V <sub>CC</sub>	
	Output at HIGH State	64mA
	Output at LOW State	128mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128mA
T <sub>STG</sub>	Storage Temperature	–65° C tc → 150° C

#### Note:

## Recommended Operation Corditions

The Recommended Ope and Continue Contin

Symbol	Parameter	Min	Max	Units	
,,	Sinr Voltage		2.7	3.6	V
VI	Input Voltage		0	5.5	V
I <sub>OF</sub>	HIGH-Level Output Current A Port			-32	mA
1	U SLL SK	B Port		-12	
lo	LOW-Level Output Current A Port			64	mA
		B Port		12	
T <sub>A</sub>	Free Air Operating Temperature	<del>-4</del> 0	+85	°C	
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$ , $V_{CC}$	= 3.0V	0	10	ns/V

<sup>1.</sup> In Absolute Maximum Rating must be of a red.

### **DC Electrical Characteristics**

					T <sub>A</sub> = -40°C	C to +85°C	
Symbol	Parame	ter	V <sub>CC</sub> (V)	Conditions	Min.	Max.	Units
V <sub>IK</sub>	Input Clamp Diode Vo	ltage	2.7	I <sub>I</sub> = -18mA		-1.2	V
V <sub>IH</sub>	Input HIGH Voltage		2.7–3.6	$V_0 \le 0.1V$ or	2.0		V
V <sub>IL</sub>	Input LOW Voltage		2.7–3.6	$V_O \ge V_{CC} - 0.1V$		0.8	V
V <sub>OH</sub>	Output HIGH Voltage	A Port	2.7	$I_{OH} = -8mA$	2.4		V
			3.0	$I_{OH} = -32mA$	2.0		
		B Port	3.0	$I_{OH} = -12mA$	2.0		
			2.7–3.6	$I_{OH} = -100 \mu A$	V <sub>CC</sub> -0.2		
V <sub>OL</sub>	Output LOW Voltage	A Port	2.7	$I_{OL} = 24mA$		5	V
			3.0	I <sub>OL</sub> = 16mA		4	15
			3.0	$I_{OL} = 32mA$		0.5	
			3.0	I <sub>OL</sub> = 64mA		0.55	
		B Port	3.0	I <sub>OL</sub> = 12mA		ს.8	
			2.7	I <sub>OL</sub> = 100uA	7	0.2	
I <sub>I(HOLD)</sub> <sup>(2)</sup>	Bushold Input Minimu	m Drive	3.0	V <sub>1</sub> 0.8	75	<u> </u>	μΑ
				V <sub>I</sub> = VV	<b>–</b> 75		7
I <sub>I(OD)</sub> <sup>(2)</sup>	Bushold Input Over-D	rive Current to	5.0	(3)	500	10	μA
	Change State			10/0	<b>–</b> 500	>,	
I <sub>I</sub>	Input Current			$V_I = 5.5V$	5/1/	10	μA
		ontro <sub>i</sub> ins	3.6	$V_{i} = VV \text{ or } V_{CC}$	$O_{\ell}$	±1	
		ata Pins	3.6	$V_1 = 0V$		<b>–</b> 5	
			$C_{\mathcal{O}}$	V <sub>I</sub> = V <sub>CC</sub>		1	
I <sub>OFF</sub>	Power Off L kage C		0	$(1)$ $\leq$ $V_1$ or $V_2 \leq 5.5V$		±100	μΑ
I <sub>PU/PD</sub>	P ver Un/Dow.	ATE Current	0-1.5	$V_{O} = 0.5V$ to 3.0V,		±100	μA
		0,c	0.	V <sub>I</sub> = GND or V <sub>CC</sub>			
JL. (2)		ge Current	3.6	V <sub>O</sub> = 0.5V		<b>–</b> 5	μA
OZL <sup>(2)</sup>	3- ATE Ou'out Leak		3 o	$V_O = 0.0V$		<b>–</b> 5	μA
ZH _	3-STATE Output Loak		3.6	$V_O = 3.0V$		5	μA
I <sub>OZi1</sub> , <sup>2)</sup>	3-STATE Output Lear		3.6	V <sub>O</sub> = 3.6V		5	μA
I <sub>OZH</sub> -	3-STATE Output Leakage Current		3.6	$V_{CC} < V_O \le 5.5V$		10	μA
ICCH!	Power Supply Current		3.6	Outputs High		0.19	mA
I <sub>CCL</sub>	Power Supply Current		3.6	Outputs Low		5	mA
I <sub>CCZ</sub>	Power Supply Current		3.6	Outputs Disabled		0.19	mA
l <sub>CCZ</sub> +	Power Supply Current		3.6	$V_{CC} \le V_O \le 5.5V$ , Outputs Disabled		0.19	mA
Δl <sub>CC</sub>	Increase in Power Su	pply Current <sup>(5)</sup>	3.6	One Input at V <sub>CC</sub> – 0.6V, Other Inputs at V <sub>CC</sub> or GND		0.2	mA

#### Notes:

- 2. Applies to Bushold versions only (74LVTH2245).
- 3. An external driver must source at least the specified current to switch from LOW-to-HIGH.
- 4. An external driver must sink at least the specified current to switch from HIGH-to-LOW.
- 5. This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

## Dynamic Switching Characteristics<sup>(6)</sup>

			Conditions	T,	<sub>A</sub> = 25°	С	
Symbol	Parameter	V <sub>CC</sub> (V)	$C_L = 50 pF, R_L = 500 \Omega$	Min.	Тур.	Max.	Units
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	(7)		0.8		V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	(7)		-0.8		V

#### Notes:

- 6. Characterized in SOIC package. Guaranteed parameter, but not tested.
- 7. Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

#### **AC Electrical Characteristics**

			$G_L = 40$	+85°C		
		V <sub>CC</sub> 3	. `± 0.₺	V <sub>CC</sub> =	2.7V	
Symbol	Parameter	Min.		win.	Max.	Units
t <sub>PLH</sub>	Propagation Delay Data to B Port Output	1.2	4.4	1.2	5.1	ns
t <sub>PHL</sub>			4.4	1.2	5.1	
t <sub>PLH</sub>	Propagation Delay Data to A Port utput	1.2	3.6	1.2	4.0	ns
t <sub>PHL</sub>		1.2	3.5	12	4.0	
t <sub>PZH</sub>	Output Enable Time f ort utput	1.3	6.2	1.3	7.3	ns
t <sub>PZL</sub>		4	6.?	1.7	7.3	
t <sub>PZH</sub>	Output En Joseph R P & Output	1.3	5.5	1.3	7.1	ns
t <sub>PZL</sub>		1.7	5.7	1.7	6.7	
t <sub>PHZ</sub>	utput Dis. 'a T' .e for B Port Output	2.0	5.9	2.0	6.5	ns
t <sub>PLZ</sub>	0,00	2.0	5.4	2.0	5.7	
T a	Ou. sable Time for A Port Output	2.0	5.9	2.0	6.5	ns
t <sub>PLZ</sub>	15,85,14	2.0	5.0	2.0	5.1	
tos, to LH			1.0		1.0	ns
toshl, tost H	E Port Output to Output Skew(5)		1.0		1.0	ns

#### Note:

8. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

## Capacitance<sup>(9)</sup>

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0V$ , $V_I = 0V$ or $V_{CC}$	4	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.0V$ , $V_{O} = 0V$ or $V_{CC}$	8	pF

#### Note:

9. Capacitance is measured at frequency f = 1MHz, per MIL-STD-883, Method 3012.




Figure 1. 20-Level Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

## Physical Dimensions (Continued) 12.6±0.10 0.40 TYP -A-20 11 20 12 11 5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-3.9 △ 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT. J.6 TYP 1.27 ALL LEAD TIPS △ 0.1 C 2.1 MAX.--C-0.15 - 0.250.35-0.51 1.27 TYP 7° TYP ARE IN MILLIMETERS GAGE PLANE 0.25 0°-8° TYP CONFORMS TO LIAU EDG-7320 REGISTRATION ESTABLISHED IN DECEMBER, 1998. D.Y.L.NSIONS ARE EXCLUSIVE OF TURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. $0.60\pm0.15$ SEATING PLANE 1.25 -DETAIL A

Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

M20DREVC

## Physical Dimensions (Continued) 5.5±0.1 -A--0.20 وحا 4.16 6,4 4.4±0.1 -B-3,2 0.65 ALL LEAD PIN #1 IDENT. O.1 C 0.90 1.2 -C-0.09-0.20 0.05 0.65 -0. 1000 | A| BS (S) -12.00° GAGE PLANE 0.25 SEATING PLANE CONFORMS TO JEDEC RESISTRATION MIL-133 REF NOTE 6, DATE 7/33. VARIATION AC, -0.6±0.1 R0.09min DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIO IS DETAIL A

MTC20REVD1

D. DIMENSIONS AND TO ERANCES PER ANSI Y14.5M, 1982.

Figure 3. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>®</sup>
Build it Now<sup>™</sup>
CorePLUS<sup>™</sup>
CROSSVOLT<sup>™</sup>
CTL<sup>™</sup>

Current Transfer Logic™ EcoSPARK<sup>®</sup> EZSWITCH™ \*

**EZ**™ **F**®

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>

FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore<sup>™</sup>
FlashWriter<sup>®</sup>\*

FPS™ FRFET®

Global Power Resource<sup>sм</sup>

Green FPS™

Green FPS™e-Series™

GTO™ *i-Lo™*IntelliMAX™
ISOPLANAR™
MegaBuck™

MICROCOUPLER™
MicroFET™
MicroPak™

MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™ OFFT®

QFET° QS™

QT Optoelectronics™
Quiet Series™
RapidConfigure™
SMART START¹
SPM®
STEA¹ TH¹

Superl TTM

SO 43

Sel 3

Sul SOT 8

SupreMOS™ SyncFET™ SYSTEM® GENERAL

The Power Franchise®

P. Wer

Thise

Tiny Dest

Tiny B. TM

Tiny Lo.

Tiny Power

Tiny Power

Tiny Power

Tiny Power

Tiny Power

Tiny Power

Tiny Vire

Tiny Vire

CHC<sup>®</sup> Ultra FRFET™ Ur.:F.:T™ /CX™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERV" RIC TTO... (E CHA 'C'-S WITHO'L) FURTHER NOT CE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FI CTION, RL 3IGN. FAIR CHILD DOES NOT A SSUME AN 'LL'ABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OF THE CONTRACT OF THE CONTR

#### LIFE SUPPORT OLICY

FAIRCHILE PL SE RE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS V. HOUT THE XPRESS WRITTEN AF PROVAL OF TAIRCHILD SEMICONDUCTOR CORPORATION.

/ used in him

Life s port devices or systems are devices or systems thich a) are intended for sungice; implant into the body or upport or sustain life, and (c) whose failure to perform when properly used in a condance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I33

<sup>\*</sup> EZSWITCH™ and FlashWriter® are trademarks of Schem Gernal Contraction, used under licence under licence in Fairchild Semiconductor.



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative