


Pin Descriptions

Pin Number	Pin Name	Function
1	DRISR	Synchronous rectification MOSFET drive.
2	VDET	Synchronous rectification sense input and dynamic function output, connected to DRAIN through a resistor.
3	AREF	Program a voltage reference with a resistor from AREF to GND, to enable synchronous rectification MOSFET drive signal.
4	VCC	Power supply, connected with system output.
5	DRAIN	Drain pin of internal MOSFET. The Drain voltage signal can obtain from this pin.
6,7,8	GND	Source pin of internal MOSFET, connected to Ground.
Exposed PAD	DRAIN	Drain pin of internal MOSFET. The secondary current should flow from GND (pin 6.7.8) to this DRAIN pad.

Functional Block Diagram



Absolute Maximum Ratings (Note 4)

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.3 to 7.5	V
V_{DET}, V_{DRAIN}	Voltage at VDET, DRAIN Pin	-2 to 50	V
V_{AREF}, V_{DRISR}	Voltage at AREF, DRISR Pin	-0.3 to 6	V
I_D	Continuous Drain Current	20	A
I_{DM}	Pulsed Drain Current	80	A
P_D	Power Dissipation at $T_A=+25^\circ\text{C}$	2.2	W
θ_{JA}	Thermal Resistance (Junction to Ambient) (Note 5)	56	$^\circ\text{C/W}$
θ_{JC}	Thermal Resistance (Junction to Case) (Note 5)	12	$^\circ\text{C/W}$
T_J	Operating Junction Temperature	+150	$^\circ\text{C}$
T_{STG}	Storage Temperature	-65 to +150	$^\circ\text{C}$
T_{LEAD}	Lead Temperature (Soldering, 10 sec)	+300	$^\circ\text{C}$
ESD	Charge Device Model	1000	V

Notes: 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.
5. FR-4 substrate PC board, 2oz copper, with 1 inch² pad layout.

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage	3.3	6	V
T_A	Ambient Temperature	-40	+85	$^\circ\text{C}$

Electrical Characteristics (@T_A = +25°C, V_{CC}=5V, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply Voltage (VCC Pin)						
I _{STARTUP}	Startup Current	V _{CC} =V _{STARTUP} -0.1V	–	100	150	μA
I _{OP}	Operating Current	V _{DET} pin floating V _{CC} =V _{TRIGGER} +20mV	40	100	150	μA
V _{STARTUP}	Startup Voltage	–	2.6	3.1	3.4	V
–	UVLO	–	2.3	2.8	3.1	V
Dynamic Output Section/Oscillator Section						
V _{TRIGGER}	Internal Trigger Voltage	–	5.1	5.15	5.2	V
–	Duty Cycle	–	4	15	18	%
t _{OSC}	Oscillation Period	V _{CC} =5V	18	30	37.5	μs
I _{TRIGGER}	Internal Trigger Current	V _{CC} =V _{TRIGGER} ; V _{CC} /V _{DET} pin is separately connected to a 20Ω resistor	30	60	80	mA
t _{DIS}	Minimum Period	–	18	30	37.5	ms
V _{DIS}	Discharge Voltage	–	5.13	5.3	5.38	V
I _{DIS}	Discharge Current	V _{CC} =V _{DIS} +0.1V	1.5	3	4.5	mA
V _{DIS} -V _{TRIGGER}	Trigger Discharger Gap	–	30	110	–	mV
V _{OVP}	Overshoot Voltage for Discharge	–	5.64	5.74	5.84	V
I _{OVP}	Overshoot Current for Discharge	V _{CC} =V _{OVP} +0.1V, V _{CC} pin is connected to a 20Ω resistor	40	–	100	mA
Synchronous Voltage Detect						
V _{THON}	Gate Turn-on Threshold	–	0	–	1	V
V _{THOFF}	Gate Turn-off Threshold	–	-13	-9	-5	mV
t _{DON}	Turn-on Delay Time	From V _{THON} to V _{DRISR} =1V	–	70	130	ns
t _{DOFF}	Turn-off Propagation Delay Time	From V _{THOFF} to V _{DRISR} =3V	–	100	150	ns
t _{RG}	Gate Turn-on Rising Time	From 1V to 3V, C _L =4.7nF	–	50	100	ns
t _{FG}	Gate Turn-off Falling Time	From 3V to 1V, C _L =4.7nF	–	50	100	ns
t _{LEB_S}	Minimum On Time	(V _{DET} -V _{CC})*t _{ONP} = 25Vμs	0.9	1.8	2.7	μs
t _{LEB_L}		(V _{DET} -V _{CC})*t _{ONP} = 50Vμs	–	–	6.5	
V _{DRISR_HIGH}	Drive Output Voltage	V _{CC} =5V	3.7	–	–	V
V _{S_MIN}	SR Minimum Operating Voltage (Note 6)	–	–	–	4.5	V
t _{OVP_LAST}	Added OVP Discharge Time	–	–	2.0	–	ms
Kqs	(Note 7)	(V _{DET} -V _{CC})*t _{ONP} = 25Vμs	0.325	–	0.515	mA*μs

Notes: 6. This item specifies the minimum SR operating voltage of V_{IN_DC}, V_{IN_DC}≥N_{PS}*V_{S_MIN}.
7. This item is used to specify the value of R_{AREF}.

Electrical Characteristics (@T_A = +25°C, unless otherwise specified. Cont.)

MOSFET Static Characteristics


Parameters	Symbol	Conditions	Min	Typ	Max	Unit
Drain to Source Breakdown Voltage	V _{DSS(BR)}	V _{GS} =0V, I _D =0.25mA	50	–	100	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =0.25mA	0.7	1.3	2	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =50V, V _{GS} =0V	–	–	1	μA
Gate to Source Leakage Current	I _{GSS}	V _{GS} =10V, V _{DS} =0V	–	–	±100	nA
Drain to Source On-state Resistance	R _{DS(ON)}	V _{GS} =4.5V, I _D =3A	–	8	–	mΩ□

MOSFET Dynamic Characteristics


Parameters	Symbol	Conditions	Min	Typ	Max	Unit
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =25V, f=1MHz	–	1872	–	pF
Output Capacitance	C _{oss}		–	506	–	
Reverse Transfer Capacitance	C _{rss}		–	43	–	
Gate to Source Charge	Q _{gs}	V _{GS} =0V to 10V, V _{DD} =25V, I _D =15A	–	3.1	–	nC
Gate to Drain Charge (Miller Charger)	Q _{gd}		–	4.8	–	
Total Gate Charge	Q _g	V _{GS} =4.5V	–	15	–	
Gate Resistance	R _g	–	–	1.8	–	Ω□

Performance Characteristics


Startup Voltage vs. Temperature




UVLO vs. Temperature




Internal Trigger Voltage vs. Temperature




Internal Trigger Current vs. Temperature



Overshoot Voltage for Discharge vs. Temperature




Overshoot Current for Discharge vs. Temperature




Performance Characteristics (Cont.)


Gate Turn Off Threshold vs. Temperature




Kqs (See Note 7) vs. Temperature



Operating Current vs. Temperature



Drain to Source On-state Resistance vs. Temperature



NOT RECOMMENDED FOR NEW DESIGN

Output Voltage Detect Function Description




Figure 1. Typical Waveforms of APR34309C

When V_{CC} is beyond power-on voltage (V_{ON}), the APR34309C starts up. The VDET pin asserts a periodical pulse and the oscillation period is t_{osc} . When V_{CC} is beyond the trigger voltage ($V_{TRIGGER}$), the periodical pulse at VDET pin is discontinued. When V_{CC} is beyond the discharge voltage (V_{DIS}), the discharge circuit will be enabled, and a 3mA current (I_{DIS}) will flow into VCC pin. When V_{CC} is higher than the overshoot voltage (V_{OVP}), the APR34309C will enable a discharge circuit, the discharge current (I_{OVP}) will last t_{OVP_LAST} time. After the t_{OVP_LAST} time, APR34309C will stop the discharge current and detect VCC voltage again. If V_{CC} is still higher than V_{OVP} , the t_{OVP_LAST} time discharge current will be enabled again. Once the OVP discharge current is asserted, the periodical pulse at VDET pin will be disabled.

When the V_{CC} falls below the power-off voltage (V_{OFF}), the APR34309C will shut down.

Operation Description

MOSFET Driver

The operation of the SR is described with timing diagram shown in Figure 2. APR34309C monitors the MOSFET drain-source voltage. When the drain voltage is lower than the turn-on threshold voltage V_{THON} , the IC outputs a positive drive voltage after a turn-on delay time (t_{DON}). The MOSFET will turn on and the current will transfer from the body diode into the MOSFET's channel.

In the process of drain current decreasing linearly toward zero, the drain-source voltage rises synchronically. When it rises over the turn off threshold voltage V_{THOFF} , APR34309C pulls the drive signal down after a turn-off delay time (t_{DOFF}).




Figure 2. Typical Waveforms of APR34309C

Operation Description (Cont.)

Minimum On Time

When the controlled MOSFET gate is turned on, some ringing noise is generated. The minimum on-time timer blanks the V_{THOFF} comparator, keeping the controlled MOSFET on for at least the minimum on time. If V_{THOFF} falls below the threshold before minimum on time expires, the MOSFET will keep on until the end of the minimum on time.

The minimum on time is in direct proportion to the $(V_{DET}-V_{CC}) * t_{ONP}$. When $(V_{DET}-V_{CC}) * t_{ONP} = 5V * 5\mu s$, the minimum on time is about 1.8 μs .

The Value and Meaning of AREF Resistor

As to DCM operation Flyback converter, after secondary rectifier stops conduction the primary MOSFET Drain-to-source ringing waveform is resulted from the resonant of primary inductance and equivalent switch device output capacitance. This ringing waveform probably leads to Synchronous Rectifier error conduction. To avoid this fault happening, APR34309C has a special function design by means of volt-second product detecting. From the sensed voltage of VDET pin to see, the volt-second product of voltage above V_{CC} at primary switch on time is much higher than the volt-second product of each cycle ringing voltage above V_{CC} . Therefore, before every time Synchronous Rectifier turning on, APR34309C judges if the detected volt-second product of VDET voltage above V_{CC} is higher than a threshold and then turn on synchronous Rectifier. The purpose of AREF resistor is to determine the volt-second product threshold. APR34309C has a parameter, K_{qs} , which converts R_{AREF} value to volt-second product,

$$Area2 = R_{AREF} * K_{qs}$$

In general, Area1 and Area3, the value of which should be test on system, depend on system design and are always fixed after system design frozen. As to BCD PSR design, the Area1 value changes with primary peak current value and Area3 value generally keeps constant at all of conditions. So the AREF resistor design should consider the worst case, the minimum primary peak current condition. Since of system design parameter distribution, Area1 and Area3 have moderate tolerance. So Area2 should be designed between the middle of Area1 and Area3 to keep enough design margin.

$$Area3 < R_{AREF} * K_{qs} < Area1$$




Figure 3. AREF Function

SR Minimum Operating Voltage

APR34309C sets a minimum SR operating voltage by comparing the difference between V_{DET} and output voltage (V_{CC}). The value of $V_{DET}-V_{CC}$ must be higher than its internal reference, then APR34309C will begin to integrate the area of $(V_{DET}-V_{CC}) * t_{ONP}$. If not, the area integrating will not begin and the SR driver will be disabled.

SR Turning off Timing Impact on PSR CV Sampling

As to synchronous rectification on Flyback power system, SR MOSFET need to turn off in advance of secondary side current decreasing to zero to avoid current flowing reversely. When SR turns off in advance, the secondary current will flow through the body diode. The SR turning off time is determined by the V_{THOFF} at a fixed system. When V_{THOFF} is more close to zero, the SR turning on time gets longer and body diode conduction time gets shorter. Since of the different voltage drop between SR MOSFET and body diode, the PSR feedback signal V_{FB} appears a voltage jump at the time of SR MOSFET turning off. If the PSR CV sampling time t_{SAMPLE} is close to even behind this voltage jump time, there will be system unstable operation issue or the lower output voltage issue.

Operation Description (Cont.)

To ensure system operating stable, it must be met:

$$t_{BODYDIODE} < t_{ONS} * (1 - t_{SAMPLE})$$




Figure 4. SR Turning off Timing Impact on PSR CV Sampling


Recommended Application Circuit Parameters

The two resistors R23 and R24 are used to pass ESD test. The value of R23 and R24 should be over 20Ω and below 47Ω respectively because of the undershoot performance. The package of R23 and R24 should be at least 0805 and there isn't any trace under these two resistors.

C_{AREF} is suggested to parallel with AREF resistor to keep the volt-second product threshold stable. And the recommended value of C_{AREF} is 100nF. The recommended value of C24 is 100nF.

Ordering Information


APR34309C XX XX - XX



Package	Temperature Range	Part Number	Marking ID	Packing
SO-8EP	-40 to +85°C	APR34309CMPTR-G1	34309CMP-G1	4000/Tape & Reel

Marking Information


(Top View)



First and Second Lines: Logo and Marking ID
 Third Line: Date Code
 Y: Year
 WW: Work Week of Molding
 A: Assembly House Code
 XX: 7th and 8th Digits of Batch No.

Package Outline Dimensions (All dimensions in mm(inch).)


(1) Package Type: SO-8EP



Note: Eject hole, oriented hole and mold mark is optional.

Suggested Pad Layout

(1) Package Type: SO-8EP



Dimensions	Z (mm)/(inch)	G (mm)/(inch)	X (mm)/(inch)	Y (mm)/(inch)	X1 (mm)/(inch)	Y1 (mm)/(inch)	E (mm)/(inch)
Value	6.900/0.272	3.900/0.154	0.650/0.026	1.500/0.059	3.600/0.142	2.700/0.106	1.270/0.050

NOT RECOMMENDED FOR NEW DESIGN

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

DIODES is a trademark of Diodes Incorporated in the United States and other countries.
The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.
© 2022 Diodes Incorporated. All Rights Reserved.

www.diodes.com