

PROFET™ 12V

BTS40k2-1EJC

Single Channel, $200 m\Omega$

Data Sheet

Rev. 1.0, 2015-11-09

Automotive Power



Table of Contents

Table of Contents

1	Overview	. 4
2	Block Diagram	. 6
3 3.1 3.2 3.3	Pin Configuration Pin Assignment	. 7 . 7
4.1 4.2 4.3 4.3.1 4.3.2	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance PCB set up Thermal Impedance	. 9 11 12 13
5 5.1 5.2 5.3 5.3.1 5.3.2 5.4 5.5	Power Stage Output ON-state Resistance Turn ON/OFF Characteristics with Resistive Load Inductive Load Output Clamping Maximum Load Inductance Inverse Current Capability Electrical Characteristics Power Stage	15 15 16 16 16
6 6.1 6.2 6.3 6.4 6.5 6.5.1 6.5.2 6.6	Protection Functions Loss of Ground Protection Undervoltage Protection Overvoltage Protection Reverse Polarity Protection Overload Protection Current Limitation Temperature Limitation in the Power DMOS Electrical Characteristics for the Protection Functions	21 22 23 23 23 23
7 7.1 7.2 7.3 7.3.1 7.3.2 7.3.3 7.3.3.1 7.3.3.2 7.3.3.3 7.3.4 7.3.5 7.3.6 7.4	Diagnostic Functions IS Pin SENSE Signal in Different Operating Modes SENSE Signal in the Nominal Current Range SENSE Signal Variation as a Function of Temperature and Load Current SENSE Signal Timing SENSE Signal in Open Load Open Load in ON Diagnostic Open Load in OFF Diagnostic Open Load Diagnostic Timing SENSE Signal in Short Circuit to V _S SENSE Signal in Case of Overload SENSE Signal in Case of Inverse Current Electrical Characteristics Diagnostic Function	26 27 28 29 30 30 31 31 32 32
8 8.1 8.2	Input Pins Input Circuitry DEN Pin	36

BTS40k2-1EJC



	Input Pin Voltage	. 36
8.4	Electrical Characteristics	. 37
	Application Information	
9.1	Further Application Information	. 39
10	Package Outlines	. 40
11	Revision History	41



BTS40k2-1EJC





1 Overview

Application

- Suitable for resistive, inductive and capacitive loads
- Replaces electromechanical relays, fuses and discrete circuits

Basic Features

- Single channel device
- Very low stand-by current
- 3.3 V and 5 V compatible logic inputs
- Electrostatic discharge protection (ESD)
- · Optimized electromagnetic compatibility
- · Logic ground independent from load ground
- Very low power DMOS leakage current in OFF state
- Green product (RoHS compliant)
- AEC qualified



PG-DSO-8-43 EP

Description

The BTS40k2-1EJC is a 200 m Ω single channel Smart High-Side Power Switch, embedded in a PG-DSO-8-43 EP, Exposed Pad package, providing protective functions and diagnosis. The power transistor is built by an N-channel vertical power MOSFET with charge pump. The device is integrated in Smart6 technology. It is specially designed to drive relays and lamps up to 1x R5W 12V, as well as LEDs.

Table 1 Product Summary

Parameter	Symbol	Value
Operating voltage range	$V_{S(OP)}$	5 V 36 V
Maximum supply voltage	$V_{S(LD)}$	65 V
Maximum ON state resistance at $T_J = 150 ^{\circ}\text{C}$	$R_{\rm DS(ON)}$	400 mΩ
Nominal load current	I _{L(NOM)}	1.5 A
Typical current sense ratio	k _{ILIS}	300
Minimum current limitation	I _{L5(SC)}	5 A
Maximum standby current with load at $T_J = 25$ °C	I _{S(OFF)}	500 nA

Туре	Package	Marking
BTS40k2-1EJC	PG-DSO-8-43 EP	40k2-EJC
D (0)	4	D 4.0.0045.44.00

Data Sheet 4 Rev. 1.0, 2015-11-09

BTS40k2-1EJC



Overview

Diagnostic Functions

- Proportional load current sense
- · Open load detection in ON and OFF
- Short circuit to battery and ground indication
- Overtemperature switch off detection
- Stable diagnostic signal during short circuit
- Enhanced $k_{\rm ILIS}$ dependency with temperature and load current

Protection Functions

- Stable behavior during undervoltage
- Reverse polarity protection with external components
- Secure load turn-off during logic ground disconnection with external components
- Overtemperature protection with restart
- · Overvoltage protection with external components
- Enhanced short circuit operation



Block Diagram

2 Block Diagram




Figure 1 Block Diagram for the BTS40k2-1EJC



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 1 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	GND	GrouND: Ground connection
2	IN	INput channel: Input signal for channel activation
3	DEN	Diagnostic ENable: Digital signal to enable/disable the diagnosis of the device
4	IS	Sense: Sense current of the selected channel
5	NC	Not Connected: No internal connection to the chip
6, 7, 8	OUT	OUTput: Protected high side power output channel ¹⁾
Cooling Tab	VS	Voltage Supply: Battery voltage


¹⁾ All output pins must be connected together on the PCB. All pins of the output are internally connected together. PCB traces have to be designed to withstand the maximum current which can flow.



Pin Configuration

3.3 Voltage and Current Definition

Figure 2 shows all terms used in this data sheet with the associated convention for positive values.



voltage and current convention .vsd

Figure 2 Voltage and Current Definition

8



4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings 1)

 T_J = -40°C to 150°C; (unless specified otherwise)

Parameter	Symbol		Value	Values		Note or	Number
		Min.	Тур.	Max.		Test Condition	
Supply Voltages		·	·	·	·		
Supply voltage	V_{S}	-0.3	_	48	V	_	P_4.1.1
Reverse polarity voltage	-V _{S(REV)}	0	_	28	V	t < 2 min T_A = 25 °C $R_L \ge 25 \Omega$ Z_{GND} = Diode +27 Ω	P_4.1.2
Supply voltage for short circuit protection	V _{BAT(SC)}	0	-	36	V	$R_{\rm Supply}$ = 10 m Ω $L_{\rm Supply}$ = 5 μ H $R_{\rm ECU}$ = 20 m Ω $R_{\rm Cable}$ = 16 m Ω /m $L_{\rm Cable}$ = 1 μ H/m, l = 0 or 5 m See Chapter 6 and Figure 28	P_4.1.3
Supply voltage for Load dump protection	$V_{S(LD)}$	-	-	65	V	$^{2)}R_1 = 2 \Omega$ $R_L = 25 \Omega$	P_4.1.12
Short Circuit Capability		·	·	·	·		
Permanent short circuit IN pin toggles	n _{RSC1}	_	_	100	k cycles	$t_{ON} = 300 \text{ms}$	P_4.1.4
Input Pins						ON	
Voltage at INPUT pin	$V_{\rm IN}$	-0.3	-	6 7	V	- t < 2 min	P_4.1.13
Current through INPUT pin	I _{IN}	-2	_	2	mA	_	P_4.1.14
Voltage at DEN pin	V_{DEN}	-0.3 -	-	6 7	V	- t<2 min	P_4.1.15
Current through DEN pin	I _{DEN}	-2	_	2	mA	_	P_4.1.16
Sense Pin	-	1	-		-	1	
Voltage at IS pin	V_{IS}	-0.3	_	VS	V	_	P_4.1.19
Current through IS pin	I _{IS}	-25	_	50	mA	_	P_4.1.20
Power Stage				<u> </u>		1	1
Load current	I _L	_	_	I _{L5(SC)}	Α	_	P_4.1.21
	1	1		-5,00,		1	1

9



Table 2 Absolute Maximum Ratings 1) (cont'd)

 $T_1 = -40$ °C to 150°C; (unless specified otherwise)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Power dissipation (DC)	P _{TOT}	-	-	1.8	W	T _A = 85 °C T _J < 150 °C	P_4.1.22
Maximum energy dissipation Single pulse	E _{AS}	-	-	20	mJ	$I_{L(0)} = 1 \text{ A}$ $T_{J(0)} = 150 \text{ °C}$ $V_{S} = 13.5 \text{ V}$	P_4.1.23
Maximum Energy dissipation repetitive pulse	E _{AR}	-	-	50	mJ	1Mio cycles $T_A < 105$ °C $V_S = 13.5$ V $I_{L(0)} = 350$ mA	P_4.1.25
Voltage at power transistor	$V_{ m DS}$	_	_	65	٧	_	P_4.1.26
Currents				·			
Current through ground pin	I_{GND}	-20 -150	-	20 20	mA	- t < 2 min	P_4.1.27
Temperatures							
Junction temperature	T_{J}	-40	-	150	°C	-	P_4.1.28
Storage temperature	T_{STG}	-55	_	150	°C	_	P_4.1.30
ESD Susceptibility		*			*		-
ESD susceptibility (all pins)	V_{ESD}	-2	_	2	kV	⁴⁾ HBM	P_4.1.31
ESD susceptibility OUT Pin vs. GND and V _S connected	V _{ESD}	-4	-	4	kV	⁴⁾ HBM	P_4.1.32
ESD susceptibility	V _{ESD}	-500	_	500	V	⁵⁾ CDM	P_4.1.33
ESD susceptibility pin (corner pins)	V _{ESD}	-750	-	750	V	⁵⁾ CDM	P_4.1.34

- 1) Not subject of production test. Specified by design.
- 2) $V_{\rm S(LD)}$ is setup without the DUT connected to the generator per ISO 7637-1.
- 3) EOL tests according to AECQ100-012. Threshold limit for short circuit failures: 100pm. Please refer to the legal disclaimer for short-circuit capability on the last page of this document.
- 4) ESD susceptibility HBM according to ANSI/ESDA/JEDEC JS-001.
- 5) "CDM" ESDA STM5.3.1 or ANSI/ESD 5.5.3.1

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



4.2 Functional Range

Table 3 Functional Range $T_J = -40^{\circ}\text{C}$ to 150°C; (unless specified otherwise)

Parameter	Symbol	Values			Unit		Number
		Min.	Тур.	Max.		Test Condition	
Nominal operating voltage	V_{NOM}	8	13.5	18	V	-	P_4.2.1
Extended operating voltage	V _{S (OP)}	5	-	48	V	$^{2)} V_{IN} = 4.5 \text{ V}$ $R_{L} = 25 \Omega$ $V_{DS} < 0.5 \text{ V}$	P_4.2.2
Minimum functional supply voltage	$V_{S(OP)_{-MIN}}$	3.8	4.3	5	V	1) $V_{IN} = 4.5 \text{ V}$ $R_L = 25 \Omega$ From $I_{OUT} = 0 \text{ A}$ to $V_{DS} < 0.5 \text{ V}$; see Figure 13	P_4.2.3
Undervoltage shutdown	V _{S (UV)}	3	3.5	4.1	V	$^{1)}$ $V_{\rm IN}$ = 4.5 V $V_{\rm DEN}$ = 0 V $R_{\rm L}$ = 25 Ω From $V_{\rm DS}$ < 1 V; to $I_{\rm OUT}$ = 0 A See Figure 13	P_4.2.4
Undervoltage shutdown hysteresis	$V_{ m S(UV)_HYS}$	-	850	-	mV	2) _	P_4.2.13
Operating current channel active	I _{GND_1}	-	6	9	mA	$V_{IN} = 5.5 \text{ V}$ $V_{DEN} = 5.5 \text{ V}$ Device in $R_{DS(ON)}$ $V_{S} = 18 \text{ V}$	P_4.2.5
Standby current for whole device with load	I _{S (OFF)}	_	0.1	0.5	μΑ	$^{1)}$ $V_{\rm S} = 18 \rm V$ $V_{\rm OUT} = 0 \rm V$ $V_{\rm IN}$ floating $V_{\rm DEN}$ floating $T_{\rm J} \le 85 ^{\circ}{\rm C}$	P_4.2.7
Maximum standby current for whole device with load	I _{S (OFF)_150}	_	_	5	μΑ	$V_{\rm S}$ = 18 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ floating $T_{\rm J}$ = 150 °C	P_4.2.10
Standby current for whole device with load, diagnostic active	I _{S (OFF_D EN)}	-	0.6	-	mA	$^{2)}$ $V_{\rm S} = 18 \text{ V}$ $V_{\rm OUT} = 0 \text{ V}$ $V_{\rm IN}$ floating $V_{\rm DEN} = 5.5 \text{ V}$	P_4.2.8

¹⁾ Test at $T_J = -40^{\circ}$ C only

²⁾ Not subject to production test. Specified by design.



Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Table 4 Thermal Resistance

Parameter	Symbol		Values		Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Junction to soldering point	R_{thJS}	_	5	_	K/W	1)	P_4.3.1
Junction to ambient All channels active	R _{thJA}	_	38	-	K/W	1)2)	P_4.3.2

¹⁾ Not subject to production test. Specified by design.

²⁾ Specified R_{thja} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip + package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μ m Cu, 2 x 35 μ m Cu). Where applicable, a thermal via array under the exposed pad contacts the first inner copper layer. Please refer to Figure 2.



4.3.1 PCB set up




Figure 2 2s2p PCB Cross Section




Figure 3 PC Board Top and Bottom View for Thermal Simulation with 600 mm² Cooling Area



4.3.2 Thermal Impedance




Figure 4 Typical Thermal Impedance. 2s2p PCB set up according Figure 2




Figure 5 Typical Thermal Impedance. 2s2p PCB set up according Figure 2



5 Power Stage

The power stage is built using an N-channel vertical power MOSFET (DMOS) with charge pump.

5.1 Output ON-state Resistance

The ON-state resistance $R_{\rm DS(ON)}$ depends on the supply voltage as well as the junction temperature $T_{\rm J}$. Figure 6 shows the dependencies in terms of temperature and supply voltage for the typical ON-state resistance. The behavior in reverse polarity is described in **Chapter 6.4**.




Figure 6 Typical ON-state Resistance

A high signal on the input pin (see **Chapter 8**) causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.

5.2 Turn ON/OFF Characteristics with Resistive Load

Figure 7 shows the typical timing when switching a resistive load.




Figure 7 Switching a Resistive Load Timing



Rev. 1.0 2015-11-09

Power Stage

5.3 Inductive Load

5.3.1 Output Clamping

When switching OFF inductive loads with high side switches, the voltage V_{OUT} drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device by avalanche due to high voltages, there is a voltage clamp mechanism $Z_{\text{DS(AZ)}}$ implemented that limits negative output voltage to a certain level ($V_{\text{S}} - V_{\text{DS(AZ)}}$). Please refer to **Figure 8** and **Figure 9** for details. Nevertheless, the maximum allowed load inductance is limited.




Figure 8 Output Clamp




Figure 9 Switching an Inductive Load Timing

5.3.2 Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the BTS40k2-1EJC. This energy can be calculated with following equation:

$$E = V_{\mathrm{DS(AZ)}} \times \frac{L}{R_{\mathrm{L}}} \times \left[\frac{V_{\mathrm{S}} - V_{\mathrm{DS(AZ)}}}{R_{\mathrm{L}}} \times \ln\left(1 - \frac{R_{\mathrm{L}} \times I_{\mathrm{L}}}{V_{\mathrm{S}} - V_{\mathrm{DS(AZ)}}}\right) + I_{\mathrm{L}} \right]$$
(5.1)



Following equation simplifies under the assumption of $R_1 = 0 \Omega$.

$$E = \frac{1}{2} \times L \times I^2 \times \left(1 - \frac{V_S}{V_S - V_{DS(AZ)}}\right)$$
 (5.2)

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 10** for the maximum allowed energy dissipation as a function of the load current.




Figure 10 Maximum Energy Dissipation Single Pulse, $T_{\rm J~START}$ = 150 °C; $V_{\rm S}$ = 13.5V

5.4 Inverse Current Capability

In case of inverse current, meaning a voltage $V_{\rm INV}$ at the OUTput higher than the supply voltage $V_{\rm S}$, a current $I_{\rm INV}$ will flow from output to $V_{\rm S}$ pin via the body diode of the power transistor (please refer to **Figure 11**). The output stage follows the state of the IN pin, except if the IN pin goes from OFF to ON during inverse. In that particular case, the output stage is kept OFF until the inverse current disappears. Nevertheless, the current $I_{\rm INV}$ should not be higher than $I_{\rm L(INV)}$. If the channel is OFF, the diagnostic will detect an open load at OFF. If the channel is ON, the diagnostic will detect open load at ON (the overtemperature signal is inhibited). At the appearance of $V_{\rm INV}$, a parasitic diagnostic can be observed. After, the diagnosis is valid and reflects the output state. At $V_{\rm INV}$ vanishing, the diagnosis is valid and reflects the output state. During inverse current, no protection functions are available.






Figure 11 Inverse Current Circuitry



5.5 Electrical Characteristics Power Stage

Table 5 Electrical Characteristics: Power Stage

Parameter	Symbol		Value	s	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
ON-state resistance	R _{DS (ON)_150}	300	360	400	mΩ	$I_L = I_{L4} = 1 \text{ A}$ $V_{IN} = 4.5 \text{ V}$ $T_J = 150 \text{ °C}$ See Figure 6	P_5.5.1
ON-state resistance	R _{DS (ON)_25}	-	200	_	mΩ	¹⁾ $T_{\rm J}$ = 25 °C	P_5.5.21
Nominal load current	I _{L(NOM)1}	_	1.5	_	А	¹⁾ T _A = 85 °C T _J < 150 °C	P_5.5.2
Output voltage drop limitation at small load currents	V _{DS (NL)}	_	10	22	mV	$I_{L} = I_{L0} = 25 \text{ mA}$ See Chapter 9.3	P_5.5.4
Drain to source clamping voltage $V_{DS(AZ)} = [V_S - V_{OUT}]$	V _{DS (AZ)}	65	70	75	V	I _{DS} = 20 mA	P_5.5.5
Output leakage current $T_J \le 85 ^{\circ}\text{C}$	I _{L (OFF)}	_	0.1	0.5	μА	$V_{\rm IN}$ floating $V_{\rm OUT} = 0 \text{ V}$ $T_{\rm J} \le 85 ^{\circ}\text{C}$	P_5.5.6
Output leakage current T _J = 150 °C	I _{L (OFF)_150}	_	1	5	μА	V_{IN} floating $V_{OUT} = 0 \text{ V}$ $T_{J} = 150 ^{\circ}\text{C}$	P_5.5.8
Inverse current capability	$I_{L(INV)}$	-	1	-	А	$^{1)}$ $V_{\rm S}$ < $V_{\rm OUTX}$ See Figure 11	P_5.5.9



Table 5 Electrical Characteristics: Power Stage (cont'd)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Slew rate 30% to 70% V _S	dV/dt _{ON}	0.20	0.47	1.0	V/µs	$R_{L} = 25 \Omega$ $V_{S} = 13.5 \text{ V}$	P_5.5.11
Slew rate 70% to 30% V _S	-dV/dt _{OFF}	0.20	0.47	1.0	V/µs	See Figure 7	P_5.5.12
Slew rate matching dV/dt_{ON} - dV/dt_{OFF}	ΔdV/ dt	-0.15	0	0.15	V/µs	_	P_5.5.13
Turn-ON time to $V_{\text{OUT}} = 90\%$ V_{S}	t _{ON}	20	70	120	μs		P_5.5.14
Turn-OFF time to $V_{\text{OUT}} = 10\%$	t _{OFF}	20	70	120	μs		P_5.5.15
Turn-ON / OFF matching t_{OFF} - t_{ON}	$\Delta t_{\sf SW}$	-50	0	50	μs		P_5.5.16
Turn-ON time to $V_{\text{OUT}} = 10\%$	t _{ON_delay}	10	40	70	μs		P_5.5.17
Turn-OFF time to $V_{\text{OUT}} = 90\%$ V_{S}	t _{OFF_delay}	10	40	70	μs		P_5.5.18
Switch ON energy	E _{ON}	-	70	-	μJ	$^{1)}$ R_{L} = 25 Ω V_{OUT} = 90% V_{S} V_{S} = 18 V	P_5.5.19
Switch OFF energy	E _{OFF}	-	80	-	μJ	$^{1)} R_{L} = 25 \Omega$ $V_{OUT} = 10\% V_{S}$ $V_{S} = 18 V$	P_5.5.20

¹⁾ Not subject to production test, specified by design.

²⁾ Test at $T_J = -40^{\circ}$ C only



6 Protection Functions

The device provides integrated protection functions. These functions are designed to prevent the destruction of the IC from fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed for neither continuous nor repetitive operation.

6.1 Loss of Ground Protection

In case of loss of the module ground and the load remains connected to ground, the device protects itself by automatically turning OFF (when it was previously ON) or remains OFF, regardless of the voltage applied on IN pins.

In case of loss of device ground, it's recommended to use input resistors between the microcontroller and the BTS40k2-1EJC to ensure switching OFF the channel.

In case of loss of module or device ground, a current $(I_{OUT(GND)})$ can flow out of the DMOS. **Figure 12** sketches the situation.

 Z_{GND} is recommended to be a resistor in series to a diode .




Figure 12 Loss of Ground Protection with External Components

6.2 Undervoltage Protection

Between $V_{S(UV)}$ and $V_{S(OP)}$, the undervoltage mechanism is triggered. $V_{S(OP)}$ represents the minimum voltage where the switching ON and OFF can takes place. $V_{S(UV)}$ represents the minimum voltage the switch can hold ON. If the supply voltage is below the undervoltage mechanism $V_{S(UV)}$, the device is OFF (turns OFF). As soon as the supply voltage is above the undervoltage mechanism $V_{S(OP)}$, then the device can be switched ON. When the switch is ON, protection functions are operational. Nevertheless, the diagnosis is not guaranteed until V_S is in the V_{NOM} range. **Figure 13** sketches the undervoltage mechanism.






Figure 13 Undervoltage Behavior

6.3 Overvoltage Protection

There is an integrated clamp mechanism for overvoltage protection ($Z_{D(AZ)}$). To guarantee this mechanism operates properly in the application, the current in the Zener diode has to be limited by a ground resistor. **Figure 14** shows a typical application to withstand overvoltage issues. In case of supply voltage higher than $V_{S(AZ)}$, the power transistor switches ON and in addition the voltage across the logic section is clamped. As a result, the internal ground potential rises to $V_S - V_{S(AZ)}$. Due to the ESD Zener diodes, the potential at pin IN and DEN rises almost to that potential, depending on the impedance of the connected circuitry. In the case the device was ON, prior to overvoltage, the BTS40k2-1EJC remains ON. In the case the BTS40k2-1EJC was OFF, prior to overvoltage, the power transistor can be activated. In the case the supply voltage is in above $V_{BAT(SC)}$ and below $V_{DS(AZ)}$, the output transistor is still operational and follows the input. If the channel is in the ON state, parameters are no longer guaranteed and lifetime is reduced compared to the nominal supply voltage range. This especially impacts the short circuit robustness, as well as the maximum energy E_{AS} capability. Z_{GND} is recommended to be a resistor in series to a diode.




Figure 14 Overvoltage Protection with External Components



6.4 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diode of the power DMOS causes power dissipation. The current in this intrinsic body diode is limited by the load itself. Additionally, the current into the ground path and the logic pins has to be limited to the maximum current described in **Chapter 4.1** with an external resistor. **Figure 15** shows a typical application. R_{GND} resistor is used to limit the current in the Zener protection of the device. Resistors R_{DEN} , and R_{IN} are used to limit the current in the logic of the device and in the ESD protection stage. R_{SENSE} is used to limit the current in the sense transistor which behaves as a diode. The recommended value for $R_{\text{DEN}} = R_{\text{IN}} = R_{\text{SENSE}} = 10 \text{ k}\Omega$. It is recommended to use a resistor in series to a diode in the ground path. During reverse polarity, no protection functions are available.




Figure 15 Reverse Polarity Protection with External Components

6.5 Overload Protection

In case of overload, such as high inrush of cold lamp filament, or short circuit to ground, the BTS40k2-1EJC offers several protection mechanisms.

6.5.1 Current Limitation

At first step, the instantaneous power in the switch is maintained at a safe value by limiting the current to the maximum current allowed in the switch $I_{L(SC)}$. During this time, the DMOS temperature is increasing, which affects the current flowing in the DMOS.

6.5.2 Temperature Limitation in the Power DMOS

The channel incorporates both an absolute $(T_{J(SC)})$ and a dynamic $(T_{J(SW)})$ temperature sensor. Activation of either sensor will cause an overheated channel to switch OFF to prevent destruction. Any protective switch OFF latches the output until the temperature has reached an acceptable value. **Figure 16** gives a sketch of the situation.

A retry strategy is implemented such that when the DMOS temperature has cooled down enough, the switch is switched ON again, if the IN pin is still high (restart behavior).






Figure 16 Overload Protection

Note: For better understanding, the time scale is not linear. The real timing of this drawing is application dependant and cannot be described.



6.6 Electrical Characteristics for the Protection Functions

Table 6 Electrical Characteristics: Protection

 $V_{\rm S}$ = 8 V to 18 V, $T_{\rm J}$ = -40°C to 150°C (unless otherwise specified).

Typical values are given at $V_S = 13.5 \text{ V}$, $T_J = 25 ^{\circ}\text{C}$

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Loss of Ground	-1	1	1	-			
Output leakage current while GND disconnected	I _{OUT (GND)}	-	0.1	_	mA	¹⁾²⁾ V _S = 28 V See Figure 12	P_6.6.1
Reverse Polarity			•	•			
Drain source diode voltage during reverse polarity	V _{DS (REV)}	200	650	700	mV	3) I _L = -1 A See Figure 15	P_6.6.2
Overvoltage			•	•			
Overvoltage protection	V _{S (AZ)}	65	70	75	V	I _{SOV} = 5 mA See Figure 14	P_6.6.3
Overload Condition	-1		'	1			
Load current limitation	I _{L5 (SC)}	5	7	9	A	⁴⁾ V _{DS} = 5 V See Figure 16	P_6.6.4
Short circuit current during over temperature toggling	I _{L (RMS)}	-	1.7	-	A	$V_{IN} = 4.5V$ $R_{SHORT} = 100 \text{ m}\Omega$ $L_{SHORT} = 5 \text{ μH}$	P_6.6.12
Dynamic temperature increase while switching	$\Delta T_{ m J(SW)}$	-	80	_	K	5) See Figure 16	P_6.6.8
Thermal shutdown temperature	T _{J (SC)}	150	170 ⁵⁾	200 ⁵⁾	°C	3) See Figure 16	P_6.6.10
Thermal shutdown hysteresis	$\Delta T_{J(SC)}$	-	30	-	K	3) 5) See Figure 16	P_6.6.11

¹⁾ All pins are disconnected except V_S and OUT.

²⁾ Not Subject to production test, specified by design

³⁾ Test at $T_J = +150$ °C only

⁴⁾ Test at $T_{\rm J}$ = -40°C only

⁵⁾ Functional test only



7 Diagnostic Functions

For diagnosis purpose, the BTS40k2-1EJC provides a combination of digital and analog signals at pin IS. These signals are called SENSE. In case the diagnostic is disabled via DEN, pin IS becomes high impedance. In case DEN is activated, the sense current of the channel is enabled.

7.1 IS Pin

The BTS40k2-1EJC provides a sense signal called $I_{\rm IS}$ at pin IS. As long as no "hard" failure mode occurs (short circuit to GND / current limitation / overtemperature / excessive dynamic temperature increase or open load at OFF) a proportional signal to the load current (ratio $k_{\rm ILIS} = I_{\rm L} / I_{\rm IS}$) is provided. The complete IS pin and diagnostic mechanism is described on **Figure 17**. The accuracy of the sense current depends on temperature and load current. Due to the ESD protection, in connection to $V_{\rm S}$, it is not recommended to share the IS pin with other devices if these devices are using another battery feed. The consequence is that the unsupplied device would be fed via the IS pin of the supplied device.




Figure 17 Diagnostic Block Diagram



7.2 SENSE Signal in Different Operating Modes

Table 7 gives a quick reference for the state of the IS pin during device operation.

Table 7 Sense Signal, Function of Operation Mode

Operation Mode	Input level Channel X	DEN	Output Level	Diagnostic Output
Normal operation	OFF	Н	Z	Z
Short circuit to GND			~ GND	Z
Overtemperature			Z	Z
Short circuit to V _S			VS	I _{IS(FAULT)}
Open Load			$< V_{OL(OFF)} > V_{OL(OFF)}^{1)}$	Z I _{IS(FAULT)}
Inverse current			~ V _{INV}	I _{IS(FAULT)}
Normal operation	ON		~ V _S	$I_{\rm IS} = I_{\rm L} / k_{\rm ILIS}$
Current limitation			< <i>V</i> _S	I _{IS(FAULT)}
Short circuit to GND			~ GND	I _{IS(FAULT)}
$\overline{ \begin{array}{c} \text{Overtemperature } T_{\text{J(SW)}} \\ \text{event} \end{array} }$			Z	I _{IS(FAULT)}
Short circuit to V _S			VS	$I_{\rm IS} < I_{\rm L} / k_{\rm ILIS}$
Open Load			~ V _S ²⁾	$I_{\rm IS} < I_{\rm IS(OL)}$
Inverse current			~ V _{INV}	$I_{\rm IS} < I_{\rm IS(OL)}^{3)}$
Underload			~ V _S ⁴⁾	$I_{\rm IS(OL)} < I_{\rm IS} < I_{\rm L}/k_{\rm ILIS}$
Don't care	Don't care	L	Don't care	Z

¹⁾ Stable with additional pull-up resistor.

7.3 SENSE Signal in the Nominal Current Range

Figure 18 shows the current sense as a function of the load current in the power DMOS. Usually, a pull-down resistor $R_{\rm IS}$ is connected to the current sense IS pin. This resistor has to be higher than 560 Ω to limit the power losses in the sense circuitry. A typical value is 1.2 k Ω . The blue curve represents the ideal sense current, assuming an ideal $k_{\rm ILIS}$ factor value. The red curves shows the accuracy the device provides across full temperature range at a defined current.

²⁾ The output current has to be smaller than $I_{L(OL)}$.

³⁾ After maximum t_{INV} .

⁴⁾ The output current has to be higher than $I_{L(OL)}$.






Figure 18 Current Sense for Nominal Load

7.3.1 SENSE Signal Variation as a Function of Temperature and Load Current

In some applications a better accuracy is required at smaller currents. To achieve this accuracy requirement, a calibration on the application is possible. To avoid multiple calibration points at different load and temperature conditions, the BTS40k2-1EJC allows limited derating of the $k_{\rm ILIS}$ value, at a given point ($I_{\rm L3}$; $T_{\rm J}$ = +25 °C). This derating is described by the parameter $\Delta k_{\rm ILIS}$. **Figure 19** shows the behavior of the sense current, assuming one calibration point at nominal load at +25 °C.

The blue line indicates the ideal $k_{\rm ILIS}$ ratio.

The red lines indicate the derating on the parameter across temperature and voltage, assuming one calibration point at nominal temperature and nominal battery voltage.

The black lines indicate the $k_{\rm ILIS}$ accuracy without calibration.






Figure 19 Improved Current Sense Accuracy with One Calibration Point

7.3.2 SENSE Signal Timing

Figure 20 shows the timing during settling and disabling of the SENSE.




Figure 20 Current Sense Settling / Disabling Timing



7.3.3 SENSE Signal in Open Load

7.3.3.1 Open Load in ON Diagnostic

If the channel is ON, a leakage current can still flow through an open load, for example due to humidity. The parameter $I_{L(OL)}$ gives the threshold of recognition for this leakage current. If the current I_L flowing out the power DMOS is below this value, the device recognizes a failure, if the DEN is selected. In that case, the SENSE current is below $I_{IS(OL)}$. Otherwise, the minimum SENSE current is given above parameter $I_{IS(OL)}$. Figure 21 shows the SENSE current behavior in this area. The red curve shows a typical product curve. The blue curve shows the ideal current sense.




Figure 21 Current Sense Ratio for Low Currents

7.3.3.2 Open Load in OFF Diagnostic

For open load diagnosis in OFF-state, an external output pull-up resistor ($R_{\rm OL}$) is recommended. For the calculation of pull-up resistor value, the leakage currents and the open load threshold voltage $V_{\rm OL(OFF)}$ have to be taken into account. **Figure 22** gives a sketch of the situation. $I_{\rm leakage}$ defines the leakage current in the complete system, including $I_{\rm L(OFF)}$ (see **Chapter 5.5**) and external leakages, e.g, due to humidity, corrosion, etc... in the application.

To reduce the stand-by current of the system, an open load resistor switch S_{OL} is recommended. If the channel is OFF, the output is no longer pulled down by the load and V_{OUT} voltage rises to nearly V_S . This is recognized by the device as an open load. The voltage threshold is given by $V_{OL(OFF)}$. In that case, the SENSE signal is switched to the $I_{IS(FAULT)}$.

An additional R_{PD} resistor can be used to pull V_{OUT} to 0V. Otherwise, the OUT pin is floating. This resistor can be used as well for short circuit to battery detection, see **Chapter 7.3.4**.






Figure 22 Open Load Detection in OFF Electrical Equivalent Circuit

7.3.3.3 Open Load Diagnostic Timing

Figure 23 shows the timing during either Open Load in ON or OFF condition when the DEN pin is HIGH. Please note that a delay $t_{\text{sIS}(\text{FAULT_OL_OFF})}$ has to be respected after the falling edge of the input, when applying an open load in OFF diagnosis request, otherwise the diagnosis can be wrong.




Figure 23 Sense Signal in Open Load Timing

7.3.4 SENSE Signal in Short Circuit to V_S

In case of a short circuit between the OUTput-pin and the $V_{\rm S}$ pin, all or portion (depending on the short circuit impedance) of the load current will flow through the short circuit. As a result, a lower current compared to the normal operation will flow through the DMOS of the BTS40k2-1EJC, which can be recognized at the current sense signal. The open load at OFF detection circuitry can also be used to distinguish a short circuit to $V_{\rm S}$. In that case, an external resistor to ground $R_{\rm SC}$ $V_{\rm S}$ is required. Figure 24 gives a sketch of the situation.






Figure 24 Short Circuit to Battery Detection in OFF Electrical Equivalent Circuit

7.3.5 SENSE Signal in Case of Overload

An overload condition is defined by a current flowing out of the DMOS reaching the current limitation and / or the absolute dynamic temperature swing $T_{J(SW)}$ is reached, and / or the junction temperature reaches the thermal shutdown temperature $T_{J(SC)}$. Please refer to **Chapter 6.5** for details.

In that case, the SENSE signal given is by $I_{\rm IS(FAULT)}$ when the diagnostic is selected.

The device has a thermal restart behavior, such that when the overtemperature or the exceed dynamic temperature condition has disappeared, the DMOS is reactivated if the IN is still at logic level one. If the DEN pin is activated the SENSE is not toggling with the resstart mechanism and remains to $I_{\text{IS(FAULT)}}$.

7.3.6 SENSE Signal in Case of Inverse Current

In the case of inverse current, the sense signal will indicate open load in OFF state and indicate open load in ON state.



7.4 Electrical Characteristics Diagnostic Function

Table 8 Electrical Characteristics: Diagnostics

Parameter	Symbol	Values			Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
Load Condition Threshold f	or Diagnost	ic	<u> </u>		•			
Open load detection threshold in OFF state	V _S -V _{OL (OFF)}	4	-	6	V	$V_{IN} = 0 \text{ V}$ $V_{DEN} = 4.5 \text{ V}$ See Figure 23	P_7.5.1	
Open load detection threshold in ON state	I _{L (OL)}	5	-	15	mA	$V_{IN} = V_{DEN} = 4.5 \text{ V}$ $I_{IS(OL)} = 33 \mu\text{A}$ See Figure 21	P_7.5.2	
Sense Pin	1	"		<u> </u>		,		
IS pin leakage current when sense is disabled	I _{IS_(DIS)}	-	0.02	1	μΑ	$V_{IN} = 4.5 \text{ V}$ $V_{DEN} = 0 \text{ V}$ $I_{L} = I_{L4} = 1 \text{ A}$	P_7.5.4	
Sense signal saturation voltage	V _S - V _{IS} (RANGE)	1	-	3.5	V	$^{2)} V_{IN} = 0 V$ $V_{OUT} = V_{S} > 10 V$ $V_{DEN} = 4.5 V$ $I_{IS} = 6 \text{ mA}$	P_7.5.6	
Sense signal maximum current in fault condition	I _{IS (FAULT)}	6	15	35	mA	$V_{\rm IS} = V_{\rm IN} = V_{\rm DSEL} = 0 \text{ V}$ $V_{\rm OUT} = V_{\rm S} > 10 \text{ V}$ $V_{\rm DEN} = 4.5 \text{ V}$ See Figure 17	P_7.5.7	
Sense pin maximum voltage $V_{\rm S}$ to $I_{\rm S}$	V _{IS (AZ)}	65	70	75	V	I _{IS} = 5 mA See Figure 17	P_7.5.3	
Current Sense Ratio Signal	in the Nomi	nal Area	, Stable	Load Cu	rrent C	ondition		
Current sense ratio $I_{L0} = 10 \text{ mA}$	k _{ILISO}	-50%	330	+50%		$V_{IN} = 4.5 \text{ V}$ $V_{DEN} = 4.5 \text{ V}$	P_7.5.8	
Current sense ratio I _{L1} = 0.05 A	k _{ILIS1}	-40%	300	+40%		See Figure 18 $T_J = -40 ^{\circ}\text{C}$; 150 $^{\circ}\text{C}$	P_7.5.9	
Current sense ratio I _{L2} = 0.2 A	k _{ILIS2}	-15%	300	+15%			P_7.5.10	
Current sense ratio $I_{L3} = 0.5 \text{ A}$	k _{ILIS3}	-11%	300	+11%			P_7.5.11	
Current sense ratio I _{L4} = 1 A	k _{ILIS4}	-9%	300	+9%			P_7.5.12	
k _{ILIS} de-rating with current and temperature	Δk_{ILIS}	-5	0	+5	%	$^{2)} k_{\rm ILIS3}$ versus $k_{\rm ILIS2}$ See Figure 19	P_7.5.17	



Table 8 Electrical Characteristics: Diagnostics (cont'd)

Parameter	Symbol	Values		Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition	
Diagnostic Timing in Norma	al Condition	1		-	,		ı
Current sense settling time to $k_{\rm ILIS}$ function stable after positive input slope on both INput and DEN	ts _{IS (ON)}	-	-	150	μs	$^{2)}$ $V_{\rm DEN} = V_{\rm IN} = 0$ to 4.5 V $V_{\rm S} = 13.5$ V $R_{\rm IS} = 1.2$ k Ω $C_{\rm SENSE} < 100$ pF $I_{\rm L} = I_{\rm L3} = 0.5$ A See Figure 20	P_7.5.18
Current sense settling time with load current stable and transition of the DEN	ts _{is (on_den)}	-	-	10	μs	$V_{\rm IN} = 4.5 {\rm V}$ $V_{\rm DEN} = 0 {\rm to} 4.5 {\rm V}$ $R_{\rm IS} = 1.2 {\rm k}\Omega$ $C_{\rm SENSE} < 100 {\rm pF}$ $I_{\rm L} = I_{\rm L3} = 0.5 {\rm A}$ See Figure 20	P_7.5.19
Current sense settling time to I _{IS} stable after positive input slope on current load	ts _{IS (LC)}	-	-	15	μs	$V_{IN} = 4.5 \text{ V}$ $V_{DEN} = 4.5 \text{ V}$ $R_{IS} = 1.2 \text{ k}\Omega$ $C_{SENSE} < 100 \text{ pF}$ $I_L = I_{L2} = 0.2 \text{ A to } I_L = I_{L3}$ = 0.5 A See Figure 20	P_7.5.20
Diagnostic Timing in Open	Load Conditi	on					
Current sense settling time to I _{IS} stable for open load detection in OFF state	ts _{IS} (FAULT_OL_OFF)	-	_	50	μs	V_{IN} = 0V V_{DEN} = 0 to 4.5 V R_{IS} = 1.2 k Ω C_{SENSE} < 100 pF V_{OUT} = V_S = 13.5 V See Figure 23	P_7.5.22
Current sense settling time to I _{IS} stable for open load detection in ON-OFF transition	ts _{IS} (FAULT_OL_ON_ OFF)	-	150	-	μs	$^{2)}$ $V_{\rm IN}$ = 4.5 to 0V $V_{\rm DEN}$ = 4.5 V $R_{\rm IS}$ = 1.2 k Ω $C_{\rm SENSE}$ < 100 pF $V_{\rm OUT}$ = $V_{\rm S}$ = 13.5 V	P_7.5.23
Diagnostic Timing in Overlo	ad Conditio	n					
Current sense settling time to I _{IS} stable for overload detection	ts _{IS (FAULT)}	_	-	150	μs	$V_{IN} = V_{DEN} = 0 \text{ to } 4.5 \text{ V}$ $R_{IS} = 1.2 \text{ k}\Omega$ $C_{SENSE} < 100 \text{ pF}$ $V_{DS} = 5 \text{ V}$ See Figure 16	P_7.5.24



Table 8 Electrical Characteristics: Diagnostics (cont'd)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Current sense over temperature blanking time	$t_{\rm sIS(OC_blank)}$	-	350	-	μs	$^{2)}$ $V_{IN} = V_{DEN} = 4.5 \text{ V}$ $R_{IS} = 1.2 \text{ kΩ}$ $C_{SENSE} < 100 \text{ pF}$ $V_{DS} = 5 \text{ V to 0 V}$ See Figure 16	P_7.5.32
Diagnostic disable time DEN transition to $I_{\rm IS} < 50\% I_{\rm L}/k_{\rm ILIS}$	ts _{IS (OFF)}	-	_	20	μs	$V_{IN} = 4.5 \text{ V}$ $V_{DEN} = 4.5 \text{ V}$ to 0 V $R_{IS} = 1.2 \text{ k}\Omega$ $C_{SENSE} < 100 \text{ pF}$ $I_L = I_{L3} = 0.5 \text{ A}$ See Figure 20	P_7.5.25

¹⁾ Test at $T_J = -40^{\circ}$ C only

²⁾ Not subject to production test, specified by design



Input Pins

8 Input Pins

8.1 Input Circuitry

The input circuitry is compatible with 3.3 and 5 V microcontrollers. The concept of the input pin is to react to voltage thresholds. An implemented Schmitt trigger avoids any undefined state if the voltage on the input pin is slowly increasing or decreasing. The output is either OFF or ON but cannot be in a linear or undefined state. The input circuitry is compatible with PWM applications. **Figure 25** shows the electrical equivalent input circuitry. In case the pin is not needed, it must be left opened, or must be connected to device ground (and not module ground) via an $10k\Omega$ input resistor.




Figure 25 Input Pin Circuitry

8.2 DEN Pin

The DEN pins enable and disable the diagnostic functionality of the device. This pin has the same structure as the INput pin, please refer to **Figure 25**.

8.3 Input Pin Voltage

The IN and DEN use a comparator with hysteresis. The switching ON / OFF takes place in a defined region, set by the thresholds $V_{\rm IN(L)}$ Max. and $V_{\rm IN(H)}$ Min. The exact value where the ON and OFF take place are unknown and depends on the process, as well as the temperature. To avoid cross talk and parasitic turn ON and OFF, a hysteresis is implemented. This ensures a certain immunity to noise.



Input Pins

8.4 Electrical Characteristics

Table 9 Electrical Characteristics: Input Pins

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
INput Pin Characteristics							
Low level input voltage range	V _{IN (L)}	-0.3	_	0.8	V		P_8.4.1
High level input voltage range	V _{IN (H)}	2	-	6	V		P_8.4.2
Input voltage hysteresis	V _{IN (HYS)}	_	250	-	mV	1)	P_8.4.3
Low level input current	I _{IN (L)}	1	10	25	μΑ	V _{IN} = 0.8 V	P_8.4.4
High level input current	I _{IN (H)}	2	10	25	μΑ	V _{IN} = 5.5 V	P_8.4.5
DEN Pin							
Low level input voltage range	V _{DEN (L)}	-0.3	_	0.8	V	_	P_8.4.6
High level input voltage range	V _{DEN (H)}	2	_	6	V	_	P_8.4.7
Input voltage hysteresis	V _{DEN (HYS)}	-	250	_	mV	1)	P_8.4.8
Low level input current	I _{DEN (L)}	1	10	25	μΑ	V _{DEN} = 0.8V	P_8.4.9
High level input current	I _{DEN (H)}	2	10	25	μΑ	V _{DEN} = 5.5 V	P_8.4.10

¹⁾ Not subject to production test, specified by design



Application Information

9 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 26 Application Diagram with BTS40k2-1EJC

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.



Application Information

Table 10 Bill of Material

Reference	Value	Purpose
R _{IN}	10 kΩ	Protection of the microcontroller during overvoltage, reverse polarity Guarantee BTS40k2-1EJC channel is OFF during loss of ground
R _{DEN}	10 kΩ	Protection of the microcontroller during overvoltage, reverse polarity
R _{PD}	47 kΩ	Polarization of the output for short circuit to $V_{\rm S}$ detection Improve BTS40k2-1EJC immunity to electomagnetic noise
R _{ROL}	1.5 kΩ	Ensures polarization of the BTS40k2-1EJC output during open load in OFF diagnostic
R_{IS}	1.2 kΩ	Sense resistor
R _{SENSE}	10 kΩ	Overvoltage, reverse polarity, loss of ground. Value to be tuned with micro controller specification.
C_{SENSE}	100 pF	Sense signal filtering.
C_{OUT}	10nF	Protection of the device during ESD and BCI
R_{GND}	27 Ω	Protection of the BTS40k2-1EJC during overvoltage
D	BAS21	Protection of the BTS40k2-1EJC during reverse polarity
Z	58V Zener diode	Protection of the device during overvoltage
$\overline{C_{VS}}$	100 nF	Filtering of voltage spikes at the battery line
$\overline{T_1}$	BC 807	Switch the battery voltage for open load in OFF diagnostic

9.1 Further Application Information

- Please contact us to get the pin FMEA
- Existing App. Notes
- For further information you may visit http://www.infineon.com/profet



Package Outlines

10 Package Outlines




Figure 27 PG-DSO-8-43 EP (Plastic Dual Small Outline Package) (RoHS-Compliant)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

11 Revision History

Version	Date	Changes
1.0	2015-11-09	Creation of the document

Trademarks of Infineon Technologies AG

AURIX™, C166™, Canpak™, CIPOS™, CIPURSE™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, EasyPIM™, EconoBRIDGE™, EconoDUALTM, EconoPIMTM, EconoPACKTM, EiceDRIVERTM, eupecTM, FCOSTM, HITFETTM, HybridPACKTM, I^2RF^TM , ISOFACETM, IsoPACKTM, MIPAQTM, ModSTACKTM, mydTM, NovalithICTM, OptiMOSTM, ORIGATM, POWERCODETM, PRIMARIONTM, PrimePACKTM, PrimeSTACKTM, PRO-SILTM, PROFETTM, RASICTM, ReverSaveTM, SatrICTM, SIEGET™, SINDRÍON™, SIPMÓS™, SmartLEWIS™, SPOC™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV[™] of EMVCo, LLC (Visa Holdings Inc.). EPCOS[™] of Epcos AG. FLEXGO[™] of Microsoft Corporation. FlexRay[™] is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited. Last Trademarks Update 2011-11-11

www.infineon.com

Edition 2015-11-09 **Published by Infineon Technologies AG** 81726 Munich, Germany © 2014 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Legal Disclaimer for short-circuit capability

Infineon disclaims any warranties and liabilities, whether expressed nor implied, for any shortcircuit failures below the threshold limit.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of noninfringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.