



# CEC173X-TFLX

---

## Real Time Platform Root of Trust Controller

---

### Hardware Features

- Hardware CNSA Based Secure Boot (P-384)
- AES256
- SHA-384
- ECDSA
- True Random Number Generator (SP800-90B)
- SPI Boot Flash Monitoring and Intervention (1.8V or 3.3V)
- Key Management Engine
- Hardware-Based Physically Unclonable Function (PUF)
- Differential Power Analysis Countermeasures
- User Configurable 3.3V or 1.8V Power Spec
- Internal Q-Switches
- Lifecycle Management
- 84-pin and 64-pin Package Sizes (7x7x0.8 mm and 5.5x5.5x0.92 mm)

### Soteria-G3 Software Features

- NIST 800-193 and Open Compute Project Compliant
- Soteria-G3 code is cleared by MISRA, checked by Coverity® and CERT® C code analysis and certified by third-party penetration tests
- Secure Boot of up to two Application Processors and up to 16 AP FW images
- SPDm-Compliant Component Attestation
- Secure I<sup>2</sup>C Crisis Recovery
- Secure Firmware Updates using PLDM and Crisis Recovery
- Transfer of Ownership
- Authentication Key Revocation
- Firmware Rollback Protection
- Run-time Status Reporting over I<sup>2</sup>C
- Life Cycle Management

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at [docerrors@microchip.com](mailto:docerrors@microchip.com). We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

### Customer Notification System

Register on our web site at [www.microchip.com](http://www.microchip.com) to receive the most current information on all of our products.

## 1.0 GENERAL DESCRIPTION

The CEC173x-TFLX Trust Shield Family is the Real Time Platform Root of Trust Controller for Servers, Telecommunications, Networking, Industrials, and Embedded Computing applications.

The CEC173x-TFLX is a partially configured and provisioned variant of the CEC173x Trust Shield family of Real Time Platform Root of Trust Controllers. The devices come pre-provisioned with Soteria-G3 firmware, and the configuration enables customers to use unique credentials for Application Processor images.

The device configuration is designed to make CEC173x-TFLX support most common use cases, while minimizing the learning and development time to enable product quick time to market.

The CEC173x-TFLX is a highly configurable, mixed-signal, advanced I/O controller. It contains a 32-bit 96 MHz ARM® Cortex-M4F processor core with closely coupled memory for optimal code execution and data access.

The CEC173x-TFLX was designed to meet the NIST 800-193 Platform Resiliency Guidelines, as well as the Open Compute Project (OCP) Security Project requirements.

The immutable secure bootloader implemented in the CEC173x TrustFLEX ROM (Boot ROM) loads and authenticates the embedded controller firmware (EC\_FW/Soteria-G3) from the internal SPI Flash. The Authenticated EC\_FW (Soteria-G3) will then authenticate and validate Application Processor image stored in external SPI Flash.

The validated EC\_FW (Soteria-G3) along with the Boot ROM code supports many additional security features of the device, including Key revocation, Code Rollback Protection and Transfer of Ownership. In addition, the Boot ROM implements Life Cycle Management and SPDM for Attestation. The SPDM implementation in EC\_FW (Soteria-G3) supports commands that return certificates and measurement information for attestation.

Both the Boot ROM and the EC\_FW (Soteria-G3) support more than one public key for image authentication and key revocation. A public key may be revoked, i.e., taken out of service, if the private key becomes compromised.

The Boot ROM and the EC\_FW also support Rollback Protection, which prevents certain firmware images from being permitted to run in a system. This feature is used if an older image version may compromise the system security.

The CEC173x TrustFLEX SPI Flash Monitor blocks, one instance per Host, maintain Host firmware integrity both during Host Boot and Host Runtime. At Host Boot, it calculates and verifies signatures of the loaded code blocks in real time, while also verifying that the Host's firmware is executing the correct opcodes from Flash. At Host Runtime, it verifies that only legal Flash accesses are performed, using regional access permission settings, and that no illegal or questionable opcodes (such as Chip Erase) are attempted. Upon seeing an attempted violation of SPI integrity or access rules, it will intervene in real time, in such a way as to cancel a Read, Write, Program or Erase before it can be performed. The Intervention technique works with even the most economical 8-pin standard NOR Flash devices.

The CEC173x TrustFLEX also contains a core Crypto hardware accelerator engine supporting SHA-384, 256-bit AES encryption, ECDSA signing algorithms, Elliptic asymmetric public key algorithms, and a Deterministic Random Number Generator (DRNG). Runtime APIs are provided in the ROM for customer application code to use the cryptographic hardware. PUF ID generation resources and algorithms are included, as well as lockable OTP storage for keys and IDs. Fused Life Cycle security gives access to these resources only when appropriate for development, test, or production phases.

The CEC173x TrustFLEX is designed to be incorporated into low power designs. During normal operation, the hardware always operates in the lowest power state for a given configuration. The chip power management logic offers two low power states: light sleep and heavy sleep. When the chip is sleeping, it has many wake events that can be configured to return the device to normal operation, for example any GPIO pin.


The CEC173x TrustFLEX offers a software development system interface that includes a serial debug port (UART) and a 2-pin Serial Wire Debug (SWD) interface. Also included is a full 4-wire JTAG interface for Boundary Scan testing (disabled for production).

# CEC173X-TFLX

## 2.0 SYSTEM CONFIGURATION

Figure 2-1 shows an example usage of the CEC173x-TFLX device. In this configuration, there are two Application Processors, each on their own QSPI port connected to two SPI flash devices. Each Application Processor has their own I<sup>2</sup>C port to request status information from the CEC173x-TFLX.

FIGURE 2-1: SYSTEM BLOCK DIAGRAM



## 3.0 SOTERIA-G3 OVERVIEW


The Soteria-G3 Firmware is an all-in-one solution developed by Microchip to exercise all the available security features of the CEC173x-TFLX. Soteria-G3 provides an enhanced feature set, including the Secure Boot of Application Firmware images, Secure Firmware Updates, Platform Attestation compliant with SPDM, and much more.

At power-up, the CEC173x-TFLX will hold the Application Processor(s) (AP) in reset and isolate the external flash components. The authenticated Soteria-G3 Firmware running in the CEC173x-TFLX will use the AP Configuration (AP\_CFG) Table, which provides all configuration information about the system, to perform any hardware initialization and firmware set-up required before Secure Boot. The Soteria-G3 Firmware will also read the Hash Table(s), which contain the hash values of all AP firmware images present in the external SPI flash components, as well as which images require authentication. Soteria-G3 then performs the Secure Boot process to authenticate the AP firmware images, if they are configured to be, before releasing the AP reset signal. [Figure 3-1](#) below shows a flowchart outlining the boot process.

After AP reset is released, Soteria-G3 will reauthenticate the AP firmware images as they are being read by the AP. This image authentication status is made available through the AP I<sup>2</sup>C port for additional validation. At this point, Soteria-G3 is ready to handle requests made for any of the additional software features available that have been enabled and configured by the customer.

Soteria-G3 code is cleared by MISRA, checked by Coverity® and CERT® C code analysis and certified by third-party penetration tests.

FIGURE 3-1: BOOT PROCESS



## 4.0 PIN CONFIGURATION

### 4.1 Packaging Options

The CEC173x-TFLX Family comes in both 64-pin and 84-pin packaging options. The 84-pin package (2ZW) has two QSPI ports with SPI monitoring to support up to two Application Processors with two SPI flash components each. The 64-pin package (2HW) supports only one QSPI port for one Application processor with up to two SPI flash components.

### 4.2 Pin List

The table below gives the pinout of the available CEC173x-TFLX packages.

**FIGURE 4-1: CEC1736 PINOUT**

| CEC173x-S0-I/2ZW-TFLX | CEC1736-S0-I/2HW-TFLX | CEC173x Signal Name                               |
|-----------------------|-----------------------|---|
| A4                    | E2                    | GPIO000/SPI0_KILL/SPI0_RESET#                     |
| J2                    | F9                    | GPIO002/QSPI0_CS1#/SPIMON_QSPI0_CS1#              |
| C6                    | J2                    | GPIO003/I2C00_SDA(FATAL_ERROR#)                   |
| C1                    | G2                    | GPIO004/I2C00_SCL                                 |
| D6                    | J3                    | GPIO012(EXTRST#)                                  |
| F2                    | K7                    | GPIO013/SP1_ALT_IO3(WDTRST2)                      |
| B3                    | F2                    | GPIO015/ICT10[BSTRAP]                             |
| K4                    | D10                   | GPIO016/QSPI0_IO3/QSPI0_IO3_CLAMP                 |
| K1                    | G9                    | GPIO020/QSPI0_IN_CS0#                             |
| J3                    | D9                    | GPIO021/QSPI0_IN_CS1#                             |
| J7                    | A7                    | GPIO022/QSPI0_IN_IO1                              |
| E9                    | A8                    | GPIO023/QSPI0_IN_IO0                              |
| F7                    |                       | GPIO024/SPI1PER_CS#                               |
| A10                   | A4                    | GPIO026/SP0_AP_INTR[I2C_ADDR0]                    |
| D5                    | K2                    | GPIO027/TFDP_CLK_ALT(SPI0_BLEED#)                 |
| B6                    | D1                    | GPIO030/I2C10_SDA                                 |
| A3                    | G1                    | GPIO031/SP1_ALT_IO0                               |
| K10                   |                       | GPIO032/QSPI1_IN_IO1                              |
| B4                    |                       | GPIO033(SPI1_BLEED#)                              |
| A5                    | F1                    | GPIO034/SP1_AP_INTR[I2C_ADDR1]                    |
| H9                    |                       | GPIO045/QSPI1_IN_CS1#                             |
| A7                    | C2                    | GPIO046/SP1_ALT_CS#(WDTRST1)                      |
| C2                    | K3                    | GPIO047/SP1_ALT_IO1                               |
| B2                    | H2                    | GPIO050/ICT0(ASYNC_RST_DET#)                      |
| E1                    | J5                    | GPIO053/PWM0(EC_STS#)                             |
| K2                    | E9                    | GPIO055/QSPI0_CS0#/SPIMON_QSPI0_CS0#(QSPI0_PWRGD) |
| K7                    | B9                    | GPIO056/QSPI0_CLK/QSPI0_CLK_CLAMP                 |
| D4                    | J4                    | GPIO057/VCC_PWRGD                                 |
| A1                    | H1                    | GPIO063/SP1_ALT_CLK(EXTRST_IN#)                   |
| D10                   |                       | GPIO070/QSPI1_IN_IO0                              |
| J9                    |                       | GPIO071/QSPI1_IN_CS0#                             |

# CEC173x-TFLX

**FIGURE 4-1: CEC1736 PINOUT**

| CEC173x-S0-I/2ZW-TFLX | CEC1736-S0-I/2HW-TFLX | CEC173x Signal Name                               |
|-----------------------|-----------------------|---|
| E4                    | K5                    | GPIO104/UART0_TX/TFDP_CLK                         |
| E2                    | J6                    | GPIO105/UART0_RX/TFDP_DATA                        |
| E3                    | K6                    | GPIO106/AP0_RESET#(AP0_RESET#)                    |
| A6                    | E1                    | GPIO107/I2C10_SCL/ALT_VIOL_0                      |
| F4                    | K8                    | GPIO112/ALT_VIOL_1/TFDP_DATA_ALT                  |
| A2                    |                       | GPIO113/ICT9(AP1_RESET_IN#)                       |
| H10                   |                       | GPIO120/QSPI1_CS1#/SPIMON_QSPI1_CS1#              |
| F9                    |                       | GPIO121/QSPI1_IO0/QSPI1_IO0_CLAMP                 |
| K9                    |                       | GPIO122/QSPI1_IO1/QSPI1_IO1_CLAMP                 |
| F10                   |                       | GPIO123/QSPI1_IO2/QSPI1_IO2_CLAMP                 |
| J8                    |                       | GPIO124/QSPI1_CS0#/SPIMON_QSPI1_CS0#(QSPI1_PWRGD) |
| J10                   |                       | GPIO125/QSPI1_CLK/QSPI1_CLK_CLAMP                 |
| G10                   |                       | GPIO126/QSPI1_IO3/QSPI1_IO3_CLAMP                 |
| F3                    | J7                    | GPIO127/SP1_ALT_IO2(WDTRST1)                      |
| B1                    | J1                    | GPIO130/32KHZ_IN                                  |
| D2                    |                       | GPIO131/AP1_RESET# (AP1_RESET#)                   |
| C9                    | D2                    | GPIO132/I2C06_SDA                                 |
| B7                    | C1                    | GPIO140/I2C06_SCL                                 |
| A9                    | A2                    | GPIO143/I2C04_SDA                                 |
| B9                    | A3                    | GPIO144/I2C04_SCL(REMOTE_ACCESS)                  |
| B10                   | B4                    | GPIO145/I2C09_SDA/JTAG_TDI                        |
| C10                   | B2                    | GPIO146/I2C09_SCL/ITM/JTAG_TDO(SWV)               |
| B8                    | B1                    | GPIO147/I2C15_SDA/JTAG_CLK (SWDCLK)               |
| A8                    | B3                    | GPIO150/I2C15_SCL/JTAG_TMS (SWDIO)                |
| H2                    | J10                   | GPIO156/LED0                                      |
| H1                    | G10                   | GPIO157/LED1                                      |
| B5                    |                       | GPIO163/SPI1_KILL/SPI1_RESET#                     |
| E10                   |                       | GPIO165/QSPI1_IN_IO2                              |
| G5                    | J8                    | GPIO170[JTAG_STRAP]                               |
| G9                    |                       | GPIO171/QSPI1_IN_IO3                              |
| K8                    |                       | GPIO200/QSPI1_IN_CLK                              |
| G2                    | J9                    | GPIO201/32KHZ_OUT[CR_FLASH]                       |
| K5                    | C9                    | GPIO202/QSPI0_IN_IO2                              |
| K3                    | E10                   | GPIO203/QSPI0_IN_IO3                              |
| K6                    | B10                   | GPIO204/QSPI0_IN_CLK                              |
| F8                    | A6                    | GPIO223/QSPI0_IO0/QSPI0_IO0_CLAMP                 |
| J6                    | A9                    | GPIO224/QSPI0_IO1/QSPI0_IO1_CLAMP                 |
| J4                    | B7                    | GPIO227/QSPI0_IO2/QSPI0_IO2_CLAMP                 |
| J5                    | C10                   | GPIO250/SPI0PER_CS#                               |
| E8                    | B6                    | GPIO253/TST_CLK_OUT                               |



**FIGURE 4-1: CEC1736 PINOUT**

| CEC173x-S0-I/2ZW-TFLX | CEC1736-S0-I/2HW-TFLX | CEC173x Signal Name |
|-----------------------|-----------------------|---------------------|
| G1                    | H9                    | JTAG_RST#           |
| G4                    | H10                   | nRESET_IN           |
| G6                    | G4                    | VSS_ANALOG          |
| F1                    | K9                    | VTR_PLL             |
| D9                    | D7                    | VSS                 |
| D7                    | G7                    | VTR_REG             |
| H5                    | B8                    | VTR1                |
| C5                    | D4                    | VTR_ANALOG          |
| D1                    | K4                    | VR_CAP              |
| E7                    | A5                    | VSS                 |
| H6                    |                       | VTR2                |
| J1                    | F10                   | VSS                 |
| G7                    | B5                    | VSS                 |

4.3 Package Information

4.3.1 64 PIN VFBGA PACKAGE

FIGURE 4-2: 2HW Package Dimensions, Sheet 1





FIGURE 4-3: 2HW Package Dimensions, Sheet 2

**64-Ball Very Thin Fine-Pitch Ball Grid Array (2HW) - 5.5x5.5x0.92 mm Body [VFBGA]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units               |    | MILLIMETERS |      |      |
|---------------------|----|-------------|------|------|
| Dimension Limits    |    | MIN         | NOM  | MAX  |
| Number of Terminals | N  | 64          |      |      |
| Pitch               | e  | 0.50 BSC    |      |      |
| Overall Height      | A  | —           | —    | 0.92 |
| Ball Height         | A1 | 0.12        | 0.16 | —    |
| Mold Thickness      | M  | 0.48        | 0.53 | 0.58 |
| Overall Length      | D  | 5.50 BSC    |      |      |
| Ball Array Length   | D1 | 4.50 BSC    |      |      |
| Overall Width       | E  | 5.50 BSC    |      |      |
| Ball Array Width    | E1 | 4.50 BSC    |      |      |
| Ball Diameter       | b  | 0.23        | 0.28 | 0.33 |


**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.  
REF: Reference Dimension, usually without tolerance, for information purposes only.

FIGURE 4-4: 2HW Package Dimensions, Sheet 3

64-Ball Very Thin Fine-Pitch Ball Grid Array (2HW) - 5.5x5.5x0.92 mm Body [VFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Units                            |    | MILLIMETERS |     |      |
|----------------------------------|----|-------------|-----|------|
| Dimension Limits                 |    | MIN         | NOM | MAX  |
| Contact Pitch                    | E  | 0.50 BSC    |     |      |
| Contact Pad Spacing              | C1 | 4.50 BSC    |     |      |
| Contact Pad Spacing              | C2 | 4.50 BSC    |     |      |
| Contact Pad Diameter (X64)       | X1 |             |     | X.XX |
| Contact Pad to Contact Pad (Xnn) | G  | 0.28        |     |      |


- Notes:
1. Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

## 4.3.2 84 PIN WFBGA PACKAGE

**FIGURE 4-5: 2ZW Package Dimensions, Sheet 1**

### 84-Ball Very, Very Thin fine Pitch Ball Grid Array (2ZW) - 7x7x0.8 mm Body [WFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-390-2ZW Rev C Sheet 1 of 2

© 2021 Microchip Technology Inc.

FIGURE 4-6: 2ZW Package Dimensions, Sheet 2

## 84-Ball Very, Very Thin fine Pitch Ball Grid Array (2ZW) - 7x7x0.8 mm Body [WFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units                    |    | MILLIMETERS |      |      |
|--------------------------|----|-------------|------|------|
| Dimension Limits         |    | MIN         | NOM  | MAX  |
| Number of Terminals      | N  | 84          |      |      |
| Pitch                    | e  | 0.65 BSC    |      |      |
| Overall Height           | A  | -           | -    | 0.80 |
| Standoff                 | A1 | 0.12        | 0.17 | -    |
| Mold Cap Thickness       | A2 | 0.35        | 0.40 | 0.45 |
| Substrate Thickness      | A3 | 0.13 REF    |      |      |
| Overall Length           | D  | 7.00 BSC    |      |      |
| Overall Terminal Spacing | D1 | 5.85 BSC    |      |      |
| Overall Width            | E  | 7.00 BSC    |      |      |
| Overall Terminal Spacing | E1 | 5.85 BSC    |      |      |
| Ball Diameter            | b  | 0.20        | 0.25 | 0.30 |

**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.  
REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-390-2ZW Rev C Sheet 2 of 2

© 2021 Microchip Technology Inc.

**FIGURE 4-7: 2ZW Package Dimensions, Sheet 3**

## 84-Ball Very, Very Thin Fine Pitch Ball Grid Array (2ZW) - 7x7x0.8 mm Body [WFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



### RECOMMENDED LAND PATTERN

| Units                       |    | MILLIMETERS |          |      |
|-----------------------------|----|-------------|----------|------|
| Dimension Limits            |    | MIN         | NOM      | MAX  |
| Contact Pitch               | E  |             | 0.65 BSC |      |
| Overall Contact Pad Spacing | C1 |             | 5.85     |      |
| Overall Contact Pad Spacing | C2 |             | 5.85     |      |
| Contact Pad Width (X84)     | X1 |             |          | 0.33 |
| Contact Pad to Contact Pad  | G  | 0.25        |          |      |

**Notes:**

- Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2390-2WX Rev C

© 2021 Microchip Technology Inc.

# CEC173X-TFLX

---

## APPENDIX A: PRODUCT BRIEF REVISION HISTORY

| Revision               | Section/Figure/Entry | Description     |
|------------------------|----------------------|-----------------|
| DS00005379A (03-25-24) |                      | Initial Release |





## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at [www.microchip.com](http://www.microchip.com). This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at [www.microchip.com](http://www.microchip.com). Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the web site at: <http://microchip.com/support>**

---

**Note the following details of the code protection feature on Microchip products:**

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

**Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maxStylus, maxTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 9781668342510

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
Tel: 317-536-2380

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
Tel: 951-273-7800

**Raleigh, NC**  
Tel: 919-844-7510

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110  
Tel: 408-436-4270

**Canada - Toronto**  
Tel: 905-695-1980  
Fax: 905-695-2078

### ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9868-6733

**China - Beijing**  
Tel: 86-10-8569-7000

**China - Chengdu**  
Tel: 86-28-8665-5511

**China - Chongqing**  
Tel: 86-23-8980-9588

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-8029

**China - Hangzhou**  
Tel: 86-571-8792-8115

**China - Hong Kong SAR**  
Tel: 852-2943-5100

**China - Nanjing**  
Tel: 86-25-8473-2460

**China - Qingdao**  
Tel: 86-532-8502-7355

**China - Shanghai**  
Tel: 86-21-3326-8000

**China - Shenyang**  
Tel: 86-24-2334-2829

**China - Shenzhen**  
Tel: 86-755-8864-2200

**China - Suzhou**  
Tel: 86-186-6233-1526

**China - Wuhan**  
Tel: 86-27-5980-5300

**China - Xian**  
Tel: 86-29-8833-7252

**China - Xiamen**  
Tel: 86-592-2388138

**China - Zhuhai**  
Tel: 86-756-3210040

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444

**India - New Delhi**  
Tel: 91-11-4160-8631

**India - Pune**  
Tel: 91-20-4121-0141

**Japan - Osaka**  
Tel: 81-6-6152-7160

**Japan - Tokyo**  
Tel: 81-3-6880-3770

**Korea - Daegu**  
Tel: 82-53-744-4301

**Korea - Seoul**  
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906

**Malaysia - Penang**  
Tel: 60-4-227-8870

**Philippines - Manila**  
Tel: 63-2-634-9065

**Singapore**  
Tel: 65-6334-8870

**Taiwan - Hsin Chu**  
Tel: 886-3-577-8366

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600

**Thailand - Bangkok**  
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**  
Tel: 84-28-5448-2100

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4485-5910  
Fax: 45-4485-2829

**Finland - Espoo**  
Tel: 358-9-4520-820

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Garching**  
Tel: 49-8931-9700

**Germany - Haan**  
Tel: 49-2129-3766400

**Germany - Heilbronn**  
Tel: 49-7131-72400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Rosenheim**  
Tel: 49-8031-354-560

**Israel - Ra'anana**  
Tel: 972-9-744-7705

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Padova**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Norway - Trondheim**  
Tel: 47-7288-4388

**Poland - Warsaw**  
Tel: 48-22-3325737

**Romania - Bucharest**  
Tel: 40-21-407-87-50

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Gothenberg**  
Tel: 46-31-704-60-40

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820