

# Low-Power Audio DSP with Microphone Interface and Mono Differential Headphone Driver


#### **Features**

- Halo Core<sup>™</sup> digital signal processor
  - Dual MAC, 150 MHz audio signal processor
  - 200 kB program memory, 408 kB data memory
  - FFT, LMS, and FIR accelerators
- · Programmable wideband, multimic audio processing
  - Cirrus Logic<sup>®</sup> ambient noise cancelation
- Integrated multichannel 24-bit audio processor
  - 104 dB signal-to-noise ratio (SNR) mic input (16 kHz)
- Multichannel asynchronous sample-rate conversion
- · Up to four analog or digital microphone (DMIC) inputs
- · Differential headphone output driver

- Two multichannel audio serial ports (ASP), supporting sample rates up to 192 kHz
- Master SPI/I<sup>2</sup>C interface for external peripherals
- Flexible clocking configuration incorporating two frequency-locked loops (FLLs)
  - Integrated oscillator for always-on voice operation
- Configurable functions on up to 12 general-purpose input/output (GPIO) pins
- · Integrated voltage-regulator circuits
  - Switchable microphone supply/bias outputs
- · WLCSP package, 0.4 mm pitch

## **Applications**

- · Earbud headphones and mobile accessories
- · Always-on voice-triggered devices





## **Description**

The CS47L63 is a high-performance low-power audio DSP for earbud headphones and other portable audio devices. The CS47L63 combines a programmable Halo Core DSP with a variety of power-efficient fixed-function audio processors. The high-performance DAC and differential output driver are optimized for direct connection to the external headphone load.

The Halo Core DSP supports multiple concurrent audio features, including ambient noise cancelation (ANC), voice-trigger detection, noise reduction, media enhancement, and many more. Support for third-party DSP programming provides far-reaching opportunities for product differentiation. The Halo Core DSP is integrated within a fully flexible, all-digital mixing and routing engine with sample-rate converters, for wide use-case flexibility.

The CS47L63 supports up to four analog inputs or up to four PDM digital inputs. Low-power input modes are available for always-on (e.g., voice-trigger) functionality using either analog or digital input. Two digital audio serial ports are provided, each supporting multichannel operation at sample rates up to 192 kHz.

Two FLLs are integrated, providing support for a wide range of system-clock frequencies. An internal oscillator supports always-on voice-processing functions with no external clock required. A master interface is provided, enabling connection to external peripherals (e.g., an accelerometer) using standard I<sup>2</sup>C or SPI™ protocols.

The CS47L63 is configured using a control interface which supports I<sup>2</sup>C and SPI modes of operation. The device is powered from 1.8 V and 1.2 V supplies. An additional supply (typically direct connection to 4.2 V battery) can be used to power the LDO regulator and MICBIAS generator if needed. The power, clocking, and output driver architectures are designed to maximize battery life in voice, music, and standby modes.

See Section 10 for ordering information.

#### **Table of Contents**

2

1 Pin Assignments and Descriptions	3 4 Functional Description ........................	22
1.1 WLCSP Pinout (Top View, Through-Package)	3 4.1 Overview	
1.2 Pin Descriptions	4.2 Input Signal Path	24
1.3 Termination of Unused Pins		36
1.4 Electrostatic Discharge (ESD) Protection Circuitry		
2 Typical Connection Diagram	4.5 DSP Peripheral Control	80
3 Characteristics and Specifications	4.6 Ambient Noise Cancelation (ANC)	
Table 3-1. Parameter Definitions		. 108
Table 3-2. Absolute Maximum Ratings	4.8 Audio Serial Port Control	
Table 3-3. Recommended Operating Conditions	9 4.9 Output Signal Path	. 120
Table 3-4. Analog Input Signal Level—IN1xx		. 124
Table 3-5. Analog Input Pin Characteristics	9 4.11 Interrupts	. 144
Table 3-6. Analog Input Gain—Programmable Gain Amplifiers (PGAs)		
Table 3-7. Digital Input Signal Level—INn_PDMDATA	4.13 Control Interface	
Table 3-8. Output Characteristics1		. 163
Table 3-9. Input/Output Path Characteristics	4.15 JTAG Interface	
Table 3-10. Digital Input/Output1		
Table 3-11. Miscellaneous Characteristics	= = =	
Table 3-12. Device Reset Thresholds		. 170
Table 3-13. System Clock and Frequency-Locked Loop (FLL)	5.1 Recommended External Components	. 170
Table 3-14. Digital Input (PDM/DMIC) Interface Timing	5.2 Audio Serial Port Clocking Configurations	. 173
Table 3-15. Audio Serial Port—Master Mode		
Table 3-16. Audio Serial Port—Slave Mode	6 Register Map	. 179
	7 Thermal Characteristics	
Table 3-18. Control Interface Liming—I2C1 Slave/I2C2 Master Interface	8 Package Dimensions	. 205
Table 3-19. Control Interface Timing—SPIT Slave Interface	9 9 Package Marking	. 206
Table 3-20. Master Interface Timing (SPI2 Master)	10 Ordering Information	. 206
	11 Revision History	. 207
Table 3-22 Typical Signal Latency 2		



# 1 Pin Assignments and Descriptions

# 1.1 WLCSP Pinout (Top View, Through-Package)




Figure 1-1. WLCSP 61-ball Pin Assignments (Top View, Through Package)



# 1.2 Pin Descriptions

4

Table 1-1 describes each pin on the CS47L63. Note that pins that share a common name should be tied together on the printed circuit board (PCB).

Table 1-1. Pin Descriptions

PU = Pull-up, PD = Pull-down, K = Bus keeper, H = Hysteresis on CMOS input, Z = Hi-Z (High impedance), C = CMOS, OD = Open drain.

Pin Name	Pin #	Power Supply	I/O	Pin Description	Digital Pad Attributes	State at Reset
				Analog I/O		
IN1LN_1	C5	VDD_A	ı	Left-channel negative differential mic/line input	_	Input
IN1LN_2	E3	VDD_A	ı	Left-channel negative differential mic/line input.	_	Input
IN1LP_1	D4	VDD_A	I	Left-channel single-ended mic/line input/positive differential mic/line input	_	Input
IN1LP_2	E5	VDD_A	I	Left-channel single-ended mic/line input/positive differential mic/line input.	_	Input
IN1RN	B4	VDD_A	I	Right-channel negative differential mic/line input	_	Input
IN1RP	A5	VDD_A	I	Right-channel single-ended mic/line input/positive differential mic/line input	_	Input
IN2LN	D2	VDD_A	I	Left-channel negative differential mic/line input	_	Input
IN2LP	C3	VDD_A	I	Left-channel single-ended mic/line input/positive differential mic/line input	_	Input
IN2RN	A3	VDD_A	I	Right-channel negative differential mic/line input	_	Input
IN2RP	B2	VDD_A	I	Right-channel single-ended mic/line input/positive differential mic/line input	_	Input
LDO_FILT	C7	VDD_LDO	0	LDO regulator external capacitor connection	_	Output
MICBIAS1A	D6	VDD_LDO or VDD_A	0	Microphone bias 1A	_	Output
MICBIAS1B	B6	VDD_LDO or VDD_A	0	Microphone bias 1B	_	Output
MICBIAS1C	A7	VDD_LDO or VDD_A	0	Microphone bias 1C	_	Output
OUTN	B8	VDD_A	0	Headphone negative output	_	Output
OUTP	A9	VDD_A	0	Headphone positive output	_	Output
VREF1_FILT	D8	VDD_A	0	Band-gap reference external capacitor connection	_	Output
VREF2_FILT	C11	VDD_A	0	DAC reference external capacitor connection	_	Output
				Digital I/O		
IN1_PDMCLK	F4	VDD_A	0	IN1 PDM clock	С	Output
IN1_PDMDATA	E1	VDD_A	I	IN1 PDM data input.	PD/H	Input
IN2_PDMCLK	C1	VDD_A	0	IN2 PDM clock	С	Output
IN2_PDMDATA	A1	VDD_A	ı	IN2 PDM data input.	PD/H	Input
ASP1_BCLK/GPIO3	K10	VDD_IO	I/O	Audio serial port 1 bit clock/GPIO3	PU/PD/K/H/ Z/C/OD	GPIO3 input with bus-keeper
ASP1_DIN/GPIO2	J9	VDD_IO	I	Audio serial port 1 data input/GPIO2	PU/PD/K/H/ C/OD	GPIO2 input with bus-keeper
ASP1_DOUT/GPIO1	J7	VDD_IO	0	Audio serial port 1 data output/GPIO1	PU/PD/K/H/ Z/C/OD	GPIO1 input with bus-keeper
ASP1_FSYNC/GPIO4	J11	VDD_IO	I/O	Audio serial port 1 frame sync/GPIO4	PU/PD/K/H/ Z/C/OD	GPIO4 input with bus-keeper
ASP2_BCLK/GPIO7	K2	VDD_IO	I/O	Audio serial port 2 bit clock/GPIO7	PU/PD/K/H/ Z/C/OD	GPIO7 input with bus-keeper
ASP2_DIN/GPI06	J3	VDD_IO	I/O	Audio serial port 2 data input/GPIO6	PU/PD/K/H/ C/OD	GPIO6 input with bus-keeper



5

## Table 1-1. Pin Descriptions (Cont.)

PU = Pull-up, PD = Pull-down, K = Bus keeper, H = Hysteresis on CMOS input, Z = Hi-Z (High impedance), C = CMOS, OD = Open drain.

Pin Name	Pin #	Power Supply	I/O	Pin Description	Digital Pad Attributes	State at Reset
ASP2_DOUT/GPIO5	J5	VDD_IO	I/O	Audio serial port 2 data output/GPIO5	PU/PD/K/H/ Z/C/OD	GPIO5 input with bus-keeper
ASP2_FSYNC/GPIO8	K6	VDD_IO	I/O	Audio serial port 2 frame sync/GPIO8	PU/PD/K/H/ Z/C/OD	GPIO8 input with bus-keeper
ĪRQ	F10	VDD_IO	0	Interrupt request (IRQ) output (default is active low)	C/OD	Open-drain output
MCLK1	L9	VDD_IO	I	Master clock 1	PD/H	Input
MCLK2	L5	VDD_IO	I	Master clock 2	PD/H	Input
RESET	F8	VDD_IO	I	Digital reset input (active low)	PU/PD/K/H	Input with pull-up
SPI1_MISO/I2C1_ SCL	G11	VDD_IO	I/O	SPI1 control interface Master In Slave Out data/I2C1 control interface clock input.	H/Z/C	Input
SPI1_MOSI/I2C1_ SDA	G9	VDD_IO	I/O	SPI1 control interface Master Out Slave In data/ I2C1 control interface data	H/OD	Input
SPI1_SCK	H10	VDD_IO	I	SPI1 control interface clock input	Н	Input
SPI1_SS	Н8	VDD_IO	I	SPI1 control interface slave select	Н	Input
SPI2_MISO/I2C2_ SCL/GPIO11	J1	VDD_IO	I/O	SPI2 control interface Master In Slave Out data/ I2C2 control interface clock output/GPIO11	PU/PD/K/H/ C/OD	GPIO11 input with bus-keeper
SPI2_MOSI/I2C2_ SDA/GPIO12	H4	VDD_IO	I/O	SPI2 control interface Master Out Slave In data/ I2C2 control interface data/GPIO12	PU/PD/K/H/ C/OD	GPIO12 input with bus-keeper
SPI2_SCK/GPIO10	H2	VDD_IO	I/O	SPI2 control interface clock output/GPIO10	PU/PD/K/H/ C/OD	GPIO10 input with bus-keeper
SPI2_SS/GPIO9	G3	VDD_IO	I/O	SPI2 control interface slave select/GPIO9	PU/PD/K/H/ C/OD	GPIO9 input with bus-keeper
				Supply		
GND_A	B10, C9	_	_	Analog ground (return path for VDD_A)	_	
GND_D	F2, K4, K8	_	_	Digital ground (return path for VDD_D and VDD_IO)	_	_
GND_SUB	E7	_	_	Substrate ground	_	_
VDD_A	A11	_	_	Analog supply	_	
VDD_D	G1, L7	_	_	Digital core supply	_	_
VDD_IO	L3	_	_	Digital buffer (I/O) supply	_	_
VDD_LDO	D10	_	_	Analog supply for LDO regulator	_	_
				No Connect		
NC	E9, E11, F6, G5, G7, H6, L1, L11	<del>_</del>		_	_	



## 1.3 Termination of Unused Pins

Table 1-2 shows the recommended termination of unused pins (i.e., if the functionality of the pin is not being used). Pins not listed must be connected as shown in the typical connection drawing (Fig. 2-1).

Note the NC (no connect) pins have no internal connection and can be either grounded or left floating.

Table 1-2. Termination of Unused Pins

Termination	Analog Inputs	Analog Outputs	Digital I/O
Floating	IN1LN_1, IN1LN_2, IN1LP_1, IN1LP_2, IN1RN, IN1RP, IN2LN, IN2LP, IN2RN, IN2RP	MICBIAS1A, MICBIAS1B, MICBIAS1C, OUTN, OUTP	IN1_PDMCLK, IN2_PDMCLK, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO9, GPIO10, GPIO11, GPIO12, IRQ, RESET
Grounded	VDD_LDO 1	LDO_FILT 1	IN1_PDMDATA, IN2_PDMDATA, MCLK1, MCLK2, SPI1_SCK
Tied to VDD_IO	_	_	SPI1_SS

<sup>1.</sup>The VDD\_LDO supply is not required under all operating conditions—see Section 4.14 for details. If the VDD\_LDO supply is not required, the VDD LDO and LDO FILT pins should be connected to GND A.

# 1.4 Electrostatic Discharge (ESD) Protection Circuitry



6

ESD-sensitive device. The CS47L63 is manufactured on a CMOS process and is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD protection standards.



# 2 Typical Connection Diagram




Figure 2-1. Typical Connection Diagram



# 3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

**Table 3-1. Parameter Definitions** 

Parameter	Definition
Channel separation	Left-to-right and right-to-left channel separation is the difference in level between the active channel (driven to maximum full scale output) and the measured signal level in the idle channel at the test signal frequency. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel.
Common-mode rejection ratio (CMRR)	The ratio of a specified input signal (applied to both sides of a differential input), relative to the output signal that results from it.
Dynamic range (DR)	A measure of the difference in level between the maximum full scale output signal and the sum of all harmonic distortion products plus noise with a low-level input signal applied. Typically, an input signal level 60 dB below full scale is used.
Power-supply rejection ratio (PSRR)	The ratio of a specified power supply variation relative to the output signal that results from it. PSRR is measured under quiescent signal path conditions.
Signal-to-noise ratio (SNR)	A measure of the difference in level between the maximum full scale output signal and the output with no input signal applied.
Total harmonic distortion (THD)	The ratio of the RMS sum of the harmonic distortion products in the specified bandwidth <sup>1</sup> relative to the RMS amplitude of the fundamental (i.e., test frequency) output.
Total harmonic distortion plus noise (THD+N)	The ratio of the RMS sum of the harmonic distortion products plus noise in the specified bandwidth <sup>1</sup> relative to the RMS amplitude of the fundamental (i.e., test frequency) output.

<sup>1.</sup>All performance measurements are specified with a 20 kHz, low-pass brick-wall filter and, where noted, an A-weighted filter. The low-pass filter removes out-of-band noise.

## Table 3-2. Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under electrical characteristics at the test conditions specified.

Parameter	Symbol	Minimum	Maximum	Unit
Supply voltages	VDD_D	-0.3	1.52	V
	VDD_A	-0.3	2.27	V
	VDD_IO	-0.3	4.32	V
	VDD_LDO	-0.3	6.6	V
Voltage range digital inputs VDD_IO dor	nain —	V <sub>GND_SUB</sub> – 0.3	$V_{VDD\_IO} + 0.3$	V
IN <i>n</i> _PDMD	ATA —	$V_{GND\_SUB} - 0.3$	$V_{VDD_A}^- + 0.3$	V
Voltage range analog inputs	_	V <sub>GND_SUB</sub> – 0.3	V <sub>VDD_A</sub> + 0.3	V
Ground	GND_A, GND_D	V <sub>GND_SUB</sub> – 0.3	V <sub>GND_SUB</sub> + 0.3	V
Operating temperature range	T <sub>A</sub>	-40	+85	°C
Operating junction temperature	TJ	-40	+125	°C
Storage temperature after soldering	_	-65	+150	°C



#### Table 3-3. Recommended Operating Conditions

Parameter		Symbol	Minimum	Typical	Maximum	Units
Digital supply range Digital supply range	Core and FLL I/O	VDD_D VDD_IO	1.14 1.71	1.2 1.8	1.26 3.6	V
LDO regulator supply range <sup>1</sup>		VDD_LDO	2.7	_	5.5	V
Analog supply range		VDD_A	1.71	1.8	1.89	V
Ground <sup>2</sup>		GND_D, GND_A, GND_SUB	_	0	_	V
Power supply rise time 3,4		VDD_D	10		2000	μs
		All other supplies	10	_	_	μs
Operating temperature range		T <sub>A</sub>	<del>-4</del> 0		85	°C

Note: There are no power sequencing requirements; the supplies may be enabled and disabled in any order.

- 1. The VDD\_LDO supply is not required under all operating conditions—see Section 4.14 for details. If the VDD\_LDO supply is not required, it should be connected to GND. A.
- 2. The impedance between GND\_D, GND\_A, and GND\_SUB must not exceed 0.1  $\Omega$ .
- 3. If the VDD\_D rise time exceeds 2 ms, RESET must be asserted during the rise and held asserted until after VDD\_D is within the recommended operating limits.
- 4. The specified minimum power supply rise times assume a minimum decoupling capacitance of 100 nF per pin. However, Cirrus Logic strongly advises that the recommended decoupling capacitors are present on the PCB and that appropriate layout guidelines are observed. The specified minimum power supply rise times also assume a maximum PCB inductance of 10 nH between decoupling capacitor and pin.

#### Table 3-4. Analog Input Signal Level—IN1xx

Test conditions (unless specified otherwise): VDD\_A = 1.8V; with the exception of the condition noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter I			Typical	Maximum	Units
Full-scale input signal level (0 dBFS output)	Single-ended PGA input, 0 dB PGA gain	_	0.5	_	V <sub>RMS</sub>
		_	-6	_	dBV
	Differential PGA input, 0 dB PGA gain	_	1	_	V <sub>RMS</sub>
		_	0	_	dBV

#### Notes:

- The full-scale input signal level is also the maximum analog input level, before clipping occurs.
- The maximum input signal level is reduced by 6 dB if mid-power configuration is selected.
- A 1.0V<sub>RMS</sub> differential signal equates to 0.5V<sub>RMS</sub>/–6dBV per input.
- · A sinusoidal input signal is assumed.

#### **Table 3-5. Analog Input Pin Characteristics**

Test conditions (unless specified otherwise):  $T_A = +25^{\circ}C$ ; with the exception of the condition noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter			Typical	Maximum	Units
Input resistance	Single-ended PGA input, All PGA gain settings	9	10.5	_	kΩ
	Differential PGA input, All PGA gain settings	18	21	_	kΩ
Input capacitance		_	_	5	pF

#### Table 3-6. Analog Input Gain—Programmable Gain Amplifiers (PGAs)

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter		Typical	Maximum	Units
Minimum programmable gain	_	0	_	dB
Maximum programmable gain	_	29	_	dB
Programmable gain step size Guaranteed monot	onic —	1	_	dB

#### Table 3-7. Digital Input Signal Level—INn\_PDMDATA

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter		Minimum	Typical	Maximum	Units
Full-scale input level <sup>1</sup>	0 dBFS digital core input, 0 dB gain	_	-6	_	dBFS

<sup>1.</sup> The digital input signal level is measured in dBFS, where 0 dBFS is a signal level equal to the full-scale range (FSR) of the PDM input. The FSR is defined as the amplitude of a 1 kHz sine wave whose positive and negative peaks are represented by the maximum and minimum digital codes respectively—this is the largest 1 kHz sine wave that can fit in the digital output range without clipping.



## Table 3-8. Output Characteristics

The following electrical characteristics are valid across the full range of recommended operating conditions.

	Parameter		Minimum	Typical	Maximum	Unit
Headphone output driver	Load resistance	OUTP to OUTN	15	_	100	Ω
(OUTP+OUTN)	Load capacitance	OUTP to OUTN	_	_	100	pF
		OUTP/OUTN to GND_A	_	_	50	pF

## Table 3-9. Input/Output Path Characteristics

Test conditions (unless specified otherwise): VDD\_IO = VDD\_A = 1.8 V, VDD\_D = 1.2 V; T<sub>A</sub> = +25°C; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

Parameter					Max	Units
Analog input paths (IN1xx, IN2xx) to ADC—Differential Input, Hi-Fi Mode		Hz to 20 kHz, 48 kHz sample rate 0 Hz to 8 kHz, 16 kHz sample rate		99 104		dB dB
Input, HI-FI Mode	THD, defined in Table 3-1	–1 dBV input	_	-89	_	dB
	THD+N, defined in Table 3-1	–1 dBV input	_	-87	-79	dB
	Channel separation (L/R), defined in Table 3-1		_	109	_	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB		2.6	_	$\mu V_{RMS}$
	CMRR, defined in Table 3-1	PGA gain = +29 dB		85	_	dB
		PGA gain = 0 dB		74	_	dB
	PSRR (VDD_IO, VDD_A), defined in Table 3-1			89	_	dB
		100 mV (peak-peak) 10 kHz		81	_	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz		93 93		dB dB
Analog input paths (IN1xx,	SNR (A-weighted), defined in Table 3-1 20	Hz to 20 kHz, 48 kHz sample rate		98	_	dB
IN2xx) to ADC—		0 Hz to 8 kHz, 16 kHz sample rate		103	_	dB
Singlé-Ended Input, Hi-Fi Mode	THD, defined in Table 3-1	–7 dBV input		-84	_	dB
	THD+N, defined in Table 3-1	–7 dBV input	_	-83	-78	dB
	Channel separation (L/R), defined in Table 3-1		_	107	_	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB		4.0	_	$\mu V_{RMS}$
	PSRR (VDD_IO, VDD_A), defined in Table 3-1			74	_	dB
		100 mV (peak-peak) 10 kHz		48	_	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz		90	_	dB
	IONE L.S. L. T.L. O. 4	100 mV (peak-peak) 10 kHz		90	_	dB
Analog input paths (IN1xx, IN2xx) to ADC—Differential Input, Standard Mode	SNR, defined in Table 3-1	A-weighted		94		dB
Input, Standard Mode	THD, defined in Table 3-1	–1 dBV input		-82		dB
	THD+N, defined in Table 3-1	–1 dBV input	_	<del>-</del> 81	-74	dB
	Channel separation (L/R), defined in Table 3-1		_	98	_	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB		3.2	_	μV <sub>RMS</sub>
	CMRR, defined in Table 3-1	PGA gain = +29 dB PGA gain = 0 dB	_	84 70	_	dB dB
	PSRR (VDD_IO, VDD_A), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz		87 72	_	dB dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz	_	87 87	_	dB dB
Analog input paths (IN1xx	SNR, defined in Table 3-1	A-weighted		88	_	dB
Analog input paths (IN1xx, IN2xx) to ADC—Differential	THD, defined in Table 3-1	–7 dBV input		-81	_	dB
Input, Mid-Power Mode	THD+N, defined in Table 3-1	–7 dBV input		-80	-74	dB
	Channel separation (L/R), defined in Table 3-1	•	_	98	_	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB	_	5.4	<u> </u>	μV <sub>RMS</sub>
	CMRR, defined in Table 3-1	PGA gain = +29 dB	_	84	_	dB
		PGA gain = 0 dB		70	_	dB
	PSRR (VDD_IO, VDD_A), defined in Table 3-1	100 mV (peak-peak) 217 Hz		84		dB
	DCDD (VDD, D), defined in Table 0.4	100 mV (peak-peak) 10 kHz		72	-	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz		84 73	_ _	dB dB



## Table 3-9. Input/Output Path Characteristics (Cont.)

Test conditions (unless specified otherwise): VDD\_IO = VDD\_A = 1.8 V, VDD\_D = 1.2 V; T<sub>A</sub> = +25°C; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

	Parameter		Min	Тур	Max	Units
Analog input paths (IN1xx, IN2xx) to ADC—Differential Input, Low-Power Mode	SNR, defined in Table 3-1	A-weighted	_	80	_	dB
Input I ow-Power Mode	THD, defined in Table 3-1	–7 dBV input		-63	_	dB
mpas, zam i amai maaa	THD+N, defined in Table 3-1	–7 dBV input		-62	_	dB
	Channel separation (L/R), defined in Table 3-1	100 Hz to 10 kHz		90	_	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB	_	10	_	$\mu V_{RMS}$
	CMRR, defined in Table 3-1	PGA gain = +29 dB		83	_	dB
		PGA gain = 0 dB		69	_	dB
	PSRR (VDD_IO, VDD_A), defined in Table 3-1			58	_	dB
		100 mV (peak-peak) 10 kHz		59	_	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz		60 60	_	dB dB
Handahana autaut dairea	DC offset at load	100 IIIV (peak-peak) 10 kHz		40	_	
Headphone output driver		Load resistance ≤ 50 Ω	_	20	_	μV mW
	Maximum output	Load resistance ≤ 50 Ω Load resistance > 50 Ω		1		V <sub>RMS</sub>
DAC to headphone output	Dynamic range (DR), defined in Table 3-1	A-weighted, –60 dBFS input	103	108		dB
(OUTP+OUTN, Load = $64 \Omega$ )	bynamic range (bix), defined in Table 5-1	A-weighted, -00 dbi 3 input	100	100		uБ
DAC to headphone output	SNR, defined in Table 3-1	A-weighted, output signal = 20 mW	113	120	_	dB
(OUTP+OUTN,	THD+N, defined in Table 3-1	P <sub>O</sub> = 20 mW		-93	-90	dB
Load = 32 Ω, 22 μH, HP1L CFG = 010)		$P_O = 2 \text{ mW}$	_	-89	-85	dB
111 12_61 6 = 010)	Output noise floor	A-weighted, quiescent	_	0.8	_	$\mu V_{RMS}$
		A-weighted, –80 dBV output signal		4.0	_	μV <sub>RMS</sub>
	PSRR (VDD_IO, VDD_A), defined in Table 3-1		_	96 83		dB dB
	PSRR (VDD D), defined in Table 3-1	100 mV (peak-peak) 10 kHz 100 mV (peak-peak) 217 Hz		103		dВ
	PSRR (VDD_D), defined in Table 5-1	100 mV (peak-peak) 217 mz		105		dВ
DAC to headphone output	SNR, defined in Table 3-1	A-weighted, output signal = 20 mW		117	_	dB
(OUTP+OUTN,	THD+N, defined in Table 3-1	$P_{O} = 20 \text{ mW}$		-91	-85	dB
Load = 16 $\Omega$ , 10 $\mu$ H,		$P_{O} = 2 \text{ mW}$	_	-86	-80	dB
HP1L_CFG = 011)	Output noise floor	A-weighted, quiescent		8.0	_	$\mu V_{RMS}$
		A-weighted, –80 dBV output signal	_	4.0	_	$\mu V_{RMS}$
	PSRR (VDD_IO, VDD_A), defined in Table 3-1			96	_	dB
		100 mV (peak-peak) 10 kHz		83	_	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz		103	—	dB
		100 mV (peak-peak) 10 kHz	_	105	_	dB

#### Table 3-10. Digital Input/Output

The following electrical characteristics are valid across the full range of recommended operating conditions.

	Parameter	Minimum	Typical	Maximum	Units
Digital I/O <sup>1</sup> (except INn_PDMDATA and	Input HIGH level	$0.7 \times V_{VDD\_IO}$	_	_	V
IN n_PDMDATA and IN n_PDMCLK)	Input LOW level	_	_	$0.3 \times V_{VDD\_IO}$	V
	Output HIGH level (I <sub>OH</sub> = 1 mA)	$0.9 \times V_{VDD\_IO}$	_	_	V
	Output LOW level (I <sub>OL</sub> = -1mA)	_	_	$0.1 \times V_{VDD\_IO}$	V
	Input capacitance	_	_	5	pF
	Input leakage	-10	_	10	μA
	Pull-up/pull-down resistance (where applicable)	35	_	55	kΩ
Digital I/O INn_PDMDATA and	INn_PDMDATA input HIGH level	$0.7 \times V_{VDD\_A}$	_	_	V
IN n PDMDATA and IN n PDMCLK) 1	INn_PDMDATA input LOW level	_	_	$0.3 \times V_{VDD\_A}$	V
	IN $n$ _PDMCLK output HIGH level $I_{OH} = 1 \text{ mA}$	$0.9 \times V_{VDD\_A}$	_	_	V
	IN $n$ _PDMCLK output LOW level $I_{OL} = -1 \text{ mA}$	_	_	$0.1 \times V_{VDD\_A}$	V
	Input capacitance	1	25		pF
	Input leakage	<b>–1</b>		1	μA
GPIOn	Clock output frequency GPIO pin as OPCLK or FLL output			50	MHz

<sup>1.</sup> Note that digital input pins should not be left floating. Undriven digital inputs can be held at Logic 0 or Logic 1 levels using pull resistors or bus-keeper circuits if required.



#### **Table 3-11. Miscellaneous Characteristics**

Test conditions (unless specified otherwise): VDD\_IO = VDD\_A = 1.8 V, VDD\_D = 1.2 V, VDD\_LDO = 4.2 V, LDO\_FILT = 3.1 V (powered from internal LDO); T<sub>A</sub> = +25°C; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

	Parameter	Min	Тур	Max	Units
Microphone bias	Minimum bias voltage <sup>2</sup>	-5%	1.5	+5%	V
(MICBIAS1x) 1	Maximum bias voltage <sup>2</sup>	-5%	2.8	+5%	V
	Bias voltage output step size	0.05	0.1	0.15	V
	Bias voltage accuracy	-5%	_	+5%	V
	Bias current Regulator Mode (MICB1x_SRC = 0, MICB1_BYPASS = 0)	_	_	1.5	mΑ
	Bypass Mode (MICB1x_SRC = 0, MICB1_BYPASS = 1)	_	_	1.5	mΑ
	MICBIAS1x sourced from VDD_A (MICB1x_SRC = 1)	_	_	1.5	mA
	Output noise density Regulator Mode (MICB1_BYPASS = 0), MICB1_LVL = 0x4, Load current = 1 mA, measured at 1 kHz	_	50	_	nV/√Hz
	Integrated noise voltage Regulator Mode (MICB1_BYPASS = 0), MICB1_LVL = 0x4, Load current = 1 mA, 100 Hz to 7 kHz, A-weighted		3	_	μV <sub>RMS</sub>
	PSRR (VDD_IO, VDD_A), defined in Table 3-1 100 mV (peak-peak) 217 Hz	_	92	_	dB
	100 mV (peak-peak) 10 kHz	_	83	_	dB
	PSRR (VDD_D), defined in Table 3-1 100 mV (peak-peak) 217 Hz		100	_	dB
	100 mV (peak-peak) 10 kHz	_	98		dB
	PSRR (VDD_LDO), defined in Table 3-1 100 mV (peak-peak) 217 Hz		105	_	dB
	100 mV (peak-peak) 10 kHz	_	95	_	dB
	Load capacitance Regulator Mode (MICB1 BYPASS = 0), MICB1 EXT CAP = 0		_	500	pF
	Regulator Mode (MICB1_BYPASS = 0), MICB1_EXT_CAP = 1	0.1	1.0	4.7	μF
	Output discharge resistance MICB1x_EN = 0, MICB1x_DISCH = 1	1.8	2.4	3	kΩ
LDO Regulator	Minimum output voltage <sup>3</sup>	_	2.4	_	V
(LDO_FILT)	Maximum output voltage <sup>3</sup>	_	3.1	_	V
	Start-up time 4.7 µF on LDO_FILT	_	1.0	2.5	ms
Frequency-Lock	Output frequency	45	_	50	MHz
ed Loop (FLL1, FLL2)	Lock Time $F_{REF} = 32 \text{ kHz}, F_{FLL} = 49.152 \text{ MHz}$	_	5	_	ms
1	$F_{REF}$ = 12 MHz, $F_{FLL}$ = 49.152 MHz	_	1	_	ms
Oscillator	Output frequency	12.188	12.288	12.388	MHz
RESET pin input	RESET input pulse width <sup>4</sup>	1	_	_	μs

<sup>1.</sup>MICBIAS1x sourced from micbias generator (MICB1x\_SRC = 0) operating in Regulator Mode (MICB1\_BYPASS = 0) unless otherwise stated. No capacitor on MICBIAS1x. In Regulator Mode, it is required that V<sub>LDO FILT</sub> – V<sub>MICBIAS</sub> > 200 mV.

#### Table 3-12. Device Reset Thresholds

The following electrical characteristics are valid across the full range of recommended operating conditions.

Paramete	er	Symbol	Minimum	Typical	Maximum	Units
VDD_A reset threshold	V <sub>VDD A</sub> rising	V <sub>VDD A</sub>	_	_	1.66	V
	V <sub>VDD_A</sub> falling	_	1.06	_	1.44	V
VDD_D reset threshold	$V_{VDD\_D}$ rising	V <sub>VDD D</sub>		_	1.04	V
_	V <sub>VDD_D</sub> falling		0.41	_	0.70	V
VDD_IO reset threshold	V <sub>VDD IO</sub> rising	$V_{VDD\_IO}$	_	_	1.66	V
	V <sub>VDD</sub> IO falling		1.06	_	1.44	V

**Note:** The reset thresholds are derived from simulations only, across all operational and process corners. Device performance is not assured outside the voltage ranges defined in Table 3-3.

<sup>2.</sup> Regulator Mode (MICB1 BYPASS = 0), Load current ≤ 1.0 mA.

<sup>3.</sup> The LDO2 supply (VDD LDO) must be at least 300 mV greater than the selected LDO2 output voltage.

<sup>4.</sup> To trigger a hardware reset, the RESET input must be asserted for longer than this duration.



## Table 3-13. System Clock and Frequency-Locked Loop (FLL)

The following timing information is valid across the full range of recommended operating conditions.

	Pa	rameter	Minimum	Typical	Maximum	Units
Master clock	MCLK cycle time	MCLK as input to FLL, FLLn_REFCLK_DIV = 00	77	_	_	ns
timing (MCLK1,		MCLK as input to FLL, FLLn_REFCLK_DIV = 01	38		_	ns
MCLŘ2) <sup>1</sup>		MCLK as input to FLL, FLLn_REFCLK_DIV = 10	19		_	ns
		MCLK as input to FLL, FLLn_REFCLK_DIV = 11	12.5		_	ns
		MCLK as direct SYSCLK or ASYNCCLK source	20	_	_	ns
	MCLK duty cycle	MCLK as input to FLL	80:20	_	20:80	%
		MCLK as direct SYSCLK or ASYNCCLK source	60:40	_	40:60	%
Frequency-locked	FLL input frequency	$FLLn_REFCLK_DIV = 00$	0.032	_	13	MHz
loop (FLL1, FLL2)		$FLLn_REFCLK_DIV = 01$	0.064		26	MHz
		$FLLn_REFCLK_DIV = 10$	0.128		52	MHz
		$FLLn_REFCLK_DIV = 11$	0.256	_	80	MHz
Internal clocking	SYSCLK frequency	SYSCLK_FREQ = 000, SYSCLK_FRAC = 0	-1%	6.144	+1%	MHz
		SYSCLK_FREQ = 000, SYSCLK_FRAC = 1	-1%	5.6448	+1%	MHz
		SYSCLK_FREQ = 001, SYSCLK_FRAC = 0	-1%	12.288	+1%	MHz
		SYSCLK_FREQ = 001, SYSCLK_FRAC = 1	-1%	11.2896	+1%	MHz
		SYSCLK_FREQ = 010, SYSCLK_FRAC = 0	-1%	24.576	+1%	MHz
		SYSCLK_FREQ = 010, SYSCLK_FRAC = 1	-1%	22.5792	+1%	MHz
		SYSCLK_FREQ = 011, SYSCLK_FRAC = 0	-1%	49.152	+1%	MHz
		SYSCLK_FREQ = 011, SYSCLK_FRAC = 1	-1%	45.1584	+1%	MHz
		SYSCLK_FREQ = 100, SYSCLK_FRAC = 0	-1%	98.304	+1%	MHz
		SYSCLK_FREQ = 100, SYSCLK_FRAC = 1	-1%	90.3168	+1%	MHz
	ASYNCCLK frequency	ASYNC_CLK_FREQ = 000	-1%	6.144	+1%	MHz
			-1%	5.6448	+1%	MHz
		ASYNC_CLK_FREQ = 001	-1%	12.288	+1%	MHz
			-1%	11.2896	+1%	MHz
		ASYNC_CLK_FREQ = 010	-1%	24.576	+1%	MHz
			-1%	22.5792	+1%	MHz
		ASYNC_CLK_FREQ = 011	-1%	49.152	+1%	MHz
			-1%	45.1584	+1%	MHz
		ASYNC_CLK_FREQ = 100	-1%	98.304	+1%	MHz
			-1%	90.3168	+1%	MHz
	DSPCLK frequency		5	_	150	MHz

<sup>1.</sup>If MCLK1 or MCLK2 is selected as a source for SYSCLK or ASYNCCLK (either directly or via one of the FLLs), the frequency must be within 1% of the applicable SYSCLK\_FREQ or ASYNC\_CLK\_FREQ setting.




## Table 3-14. Digital Input (PDM/DMIC) Interface Timing

The following timing information is valid across the full range of recommended operating conditions.

Parameter <sup>1</sup>	Symbol	Minimum	Typical	Maximum	Units
INn_PDMCLK cycle time	t <sub>CY</sub>	160	163	1432	ns
INn_PDMCLK duty cycle	_	45	_	55	%
INn_PDMCLK rise/fall time (25 pF load, 1.8 V supply)	t <sub>r</sub> , t <sub>f</sub>	5	_	30	ns
INn_PDMDATA (left) setup time to falling PDMCLK edge	t <sub>LSU</sub>	22	_	_	ns
INn_PDMDATA (left) hold time from falling PDMCLK edge	t <sub>LH</sub>	0	_	_	ns
INn_PDMDATA (right) setup time to rising PDMCLK edge	t <sub>RSU</sub>	22	_	_	ns
INn_PDMDATA (right) hold time from rising PDMCLK edge	t <sub>RH</sub>	0	_	_	ns

<sup>1.</sup>PDM/DMIC interface timing






#### Table 3-15. Audio Serial Port—Master Mode

Test conditions (unless specified otherwise): C<sub>LOAD</sub> = 25 pF (output pins); BCLK slew (10% to 90%) = 3.7–5.6 ns; with the exception of the conditions noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

	Parameter <sup>1</sup>	Symbol	Minimum	Typical	Maximum	Units
Master Mode	ASPn_BCLK cycle time	t <sub>BCY</sub>	40		_	ns
	ASPn_BCLK pulse width high	t <sub>BCH</sub>	18		_	ns
	ASPn_BCLK pulse width low	t <sub>BCL</sub>	18	_	_	ns
	ASP <i>n</i> _FSYNC propagation delay from BCLK falling edge <sup>2</sup>	t <sub>LRD</sub>	0	_	8	ns
	ASPn_DOUT propagation delay from BCLK falling edge	t <sub>DD</sub>	0		6	ns
	ASPn_DIN setup time to BCLK rising edge	t <sub>DSU</sub>	11	_	_	ns
	ASPn_DIN hold time from BCLK rising edge	t <sub>DH</sub>	0		_	ns
Master Mode, Slave FSYNC	ASPn_FSYNC setup time to BCLK rising edge	t <sub>LRSU</sub>	13		_	ns
Slave FSYNC	ASPn_FSYNC hold time from BCLK rising edge	t <sub>LRH</sub>	0.5	_	_	ns

**Notes:** The descriptions above assume noninverted polarity of ASP*n* BCLK.

 Audio serial port timing—Master Mode. Note that BCLK and FSYNC outputs can be inverted if required; the figure shows the default, noninverted polarity.



2. The timing of the ASP*n\_*FSYNC signal is selectable. If the FSYNC advance option is enabled, the FSYNC transition is timed relative to the preceding BCLK edge. Under the required condition that BCLK is inverted in this case, the FSYNC transition is still timed relative to the falling BCLK edge.

15 DS1249F2




#### Table 3-16. Audio Serial Port—Slave Mode

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

	Parameter 1,2	Symbol	Min	Тур	Max	Units
ASPn_BCLK cycle time		t <sub>BCY</sub>	40		_	ns
ASPn_BCLK pulse width high	BCLK as direct SYSCLK or ASYNCCLK source	t <sub>BCH</sub>	16	_	_	ns
	All other conditions	t <sub>BCH</sub>	14		—	ns
ASPn_BCLK pulse width low	BCLK as direct SYSCLK or ASYNCCLK source	DOL	16		_	ns
	All other conditions	$t_{BCL}$	14	_	—	ns
C <sub>LOAD</sub> = 15 pF (output pins), BCLK slew (10%–90%) = 3 ns	ASPn_FSYNC set-up time to BCLK rising edge	$t_{LRSU}$	5	_	_	ns
BCLK siew (10%–90%) = 3 hs	ASPn_FSYNC hold time from BCLK rising edge	t <sub>LRH</sub>	0	_	_	ns
	ASPn_DOUT propagation delay from BCLK falling edge	t <sub>DD</sub>	0	_	12.1	ns
	ASPn_DIN set-up time to BCLK rising edge	t <sub>DSU</sub>	2	_		ns
	ASPn_DIN hold time from BCLK rising edge	t <sub>DH</sub>	0	_		ns
	Master FSYNC, ASP <i>n</i> _FSYNC propagation delay from BCLK falling edge	t <sub>LRD</sub>	_	_	14.2	ns
C <sub>LOAD</sub> = 25 pF (output pins), BCLK slew (10%–90%) = 6 ns	ASPn_FSYNC set-up time to BCLK rising edge	t <sub>LRSU</sub>	5	_		ns
BCLK siew (10%–90%) = 6 ns	ASPn_FSYNC hold time from BCLK rising edge	t <sub>LRH</sub>	0	_		ns
	ASP <i>n</i> _DOUT propagation delay from BCLK falling edge	t <sub>DD</sub>	0	_	13	ns
	ASPn_DIN set-up time to BCLK rising edge	t <sub>DSU</sub>	2	_		ns
	ASPn_DIN hold time from BCLK rising edge	t <sub>DH</sub>	0	_		ns
	Master FSYNC, ASPn_FSYNC propagation delay from BCLK falling edge	t <sub>LRD</sub>			15.1	ns

**Note:** The descriptions above assume noninverted polarity of ASP*n\_*BCLK.

 Audio serial port timing—Slave Mode. Note that BCLK and FSYNC inputs can be inverted if required; the figure shows the default, noninverted polarity.



2.If ASPn\_BCLK or ASPn\_FSYNC is selected as a source for SYSCLK or ASYNCCLK (either directly or via one of the FLLs), the frequency must be within 1% of the applicable SYSCLK\_FREQ or ASYNC\_CLK\_FREQ setting.




#### Table 3-17. Audio Serial Port Timing—TDM Mode

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

Parameter <sup>1</sup>		Min	Тур	Max	Units
Master Mode— $C_{LOAD}$ (ASP <sub>n</sub> DOUT) = 15 to	ASP <i>n</i> _DOUT enable time from BCLK falling edge ASP <i>n</i> _DOUT disable time from BCLK falling edge	0	_	_	ns
25 pF. BCLK siew (10%–90%) = 3.7ns to 5.6 ns.	ASP <i>n</i> _DOUT disable time from BCLK falling edge	_	_	6	ns
Slave Mode— $C_{LOAD}$ (ASP $n$ _DOUT) = 15 pF). BCLK slew (10%–90%) = 3 $\overline{n}$ s	ASP <i>n</i> _DOUT enable time from BCLK falling edge	2	_	_	ns
BCLK slew (10%–90%) = 3 ns	ASP <i>n</i> _DOUT disable time from BCLK falling edge	_	_	12.2	ns
Slave Mode— $C_{l,OAD}$ (ASP $n$ _DOUT) = 25 pF). BCLK slew (10%–90%) = 6 $\overline{n}$ s	ASP <i>n</i> _DOUT enable time from BCLK falling edge	2	_	_	ns
BCLK siew (10%–90%) = 6 ns	ASPn_DOUT disable time from BCLK falling edge	_	_	14.2	ns

**Note:** If TDM operation is used on the ASP*n*\_DOUT pins, it is important that two devices do not attempt to drive the ASP*n*\_DOUT pin simultaneously. To support this requirement, the ASP*n*\_DOUT pins can be configured to be tristated when not outputting data.

 Audio serial port timing— TDM Mode. The timing of the ASPn\_DOUT tristating at the start and end of the data transmission is shown.






## Table 3-18. Control Interface Timing—I2C1 Slave/I2C2 Master Interface

The following timing information is valid across the full range of recommended operating conditions.

	Parameter <sup>1</sup>	Symbol	Min	Тур	Max	Units
SCL frequency		_	_	_	3400	kHz
SCL pulse-width low		t <sub>1</sub>	160	_	_	ns
SCL pulse-width high		t <sub>2</sub>	100	_	_	ns
Hold time (start condition)		t <sub>3</sub>	160	_	_	ns
Setup time (start condition)		t <sub>4</sub>	160	_	_	ns
SDA, SCL rise time (10%–90%)	SCL frequency > 1.7 MHz	t <sub>6</sub>	_	_	80	ns
	SCL frequency > 1 MHz	t <sub>6</sub>	_	_	160	ns
	SCL frequency ≤ 1 MHz	t <sub>6</sub>	_	_	2000	ns
SDA, SCL fall time (90%–10%)	SCL frequency > 1.7 MHz	t <sub>7</sub>	_	_	60	ns
	SCL frequency > 1 MHz	t <sub>7</sub>	_	_	160	ns
	SCL frequency ≤ 1 MHz	t <sub>7</sub>	_	_	200	ns
Setup time (stop condition)		t <sub>8</sub>	160	_	_	ns
SDA setup time (data input)		t <sub>5</sub>	40	_		ns
SDA hold time (data input)		t <sub>9</sub>	0	_	_	ns
SDA valid time (data/ACK output)	SCL slew (90%–10%) = 20ns, C <sub>LOAD</sub> (SDA) = 15 pF	t <sub>10</sub>	_	_	40	ns
	SCL slew (90%–10%) = 60ns, C <sub>LOAD</sub> (SDA) = 100 pF	t <sub>10</sub>	_		160	ns
	SCL slew (90%–10%) = 160ns, C <sub>LOAD</sub> (SDA) = 400 pF	t <sub>10</sub>	_	_	190	ns
	SCL slew (90%–10%) = 200ns, C <sub>LOAD</sub> (SDA) = 550 pF	t <sub>10</sub>			220	ns
Pulse width of spikes that are suppr	essed	t <sub>ps</sub>	0	_	25	ns

<sup>1.</sup>Control interface timing—I<sup>2</sup>C Mode






## Table 3-19. Control Interface Timing—SPI1 Slave Interface

The following timing information is valid across the full range of recommended operating conditions.

	Parameter <sup>1</sup>	Symbol	Min	Тур	Max	Units
SS falling edge to SCK rising edge		t <sub>SSU</sub>	2	-	-	ns
SCK falling edge to SS rising edge		t <sub>SHO</sub>	0	_	_	ns
SS pulse-high between transactions		t <sub>SH</sub>	500	_	_	ns
SCK pulse cycle time	SYSCLK disabled (SYSCLK_EN = 0)	t <sub>SCY</sub>	20	_	_	ns
	SYSCLK_EN = 1, SYSCLK_FREQ = 000	t <sub>SCY</sub>	38.4	_	_	ns
	SYSCLK_EN = 1, SYSCLK_FREQ > 000	tscy	20	_	_	ns
SCK pulse-width low		t <sub>SCL</sub>	9	_	_	ns
SCK pulse-width high		t <sub>SCH</sub>	9	_	_	ns
SCK falling edge to MISO transition	MISO driven on SCK falling edge (SPI1_DPHA = 0) SCK slew (90%–10%) = 5 ns, C <sub>LOAD</sub> (MISO) = 10 pF	t <sub>DL</sub>	4	_	13.5	ns
SCK rising edge to MISO transition	MISO driven on SCK rising edge (SPI1_DPHA = 1) SCK slew (10%–90%) = 5 ns, C <sub>LOAD</sub> (MISO) = 10 pF	t <sub>DL</sub>	4	_	11.5	ns
MOSI to SCK set-up time		t <sub>DSU</sub>	1.7	_	_	ns
MOSI to SCK hold time		t <sub>DHO</sub>	1	_	_	ns

1. Control interface timing






## Table 3-20. Master Interface Timing (SPI2 Master)

The following timing information is valid across the full range of recommended operating conditions.

Parameter <sup>1</sup>	Symbol	Min	Тур	Max	Units
SS falling edge to SCK rising edge	t <sub>SSU</sub>	10			ns
SCK falling edge to SS rising edge	t <sub>SHO</sub>	-1			ns
SCK pulse cycle time	t <sub>SCY</sub>	27	_	_	ns
SCK pulse width low	t <sub>SCL</sub>	13	_	_	ns
SCK pulse width high	t <sub>SCH</sub>	13		_	ns
MISO (input) to SCK set-up time	t <sub>DSU</sub>	12.5		_	ns
MISO (input) to SCK hold time	t <sub>DHO</sub>	-4.5	_		ns
MOSI (output) valid from falling SCK edge SCLK slew (90%–10%) = 5 ns, C <sub>LOAD</sub> (SIOn) = 25 pF		_		11	ns
MOSI (output) hold from falling SCK edge SCLK slew (90%–10%) = 5 ns, C <sub>LOAD</sub> (SIO <i>n</i> ) = 25 pF	t <sub>HO</sub>	2		_	ns

<sup>1.</sup> Master interface (SPI2) timing






### Table 3-21. JTAG Interface Timing

Test conditions (unless specified otherwise):  $C_{LOAD} = 25 \text{ pF}$  (output pins); TCK slew (20%–80%) = 5 ns; with the exception of the conditions noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter <sup>1</sup>	Symbol	Minimum	Typical	Maximum	Units
TCK cycle time	T <sub>CCY</sub>	50	_	_	ns
TCK pulse width high	T <sub>CCH</sub>	20	_	_	ns
TCK pulse width low	T <sub>CCL</sub>	20	_	_	ns
TMS setup time to TCK rising edge	T <sub>MSU</sub>	5	_	_	ns
TMS hold time from TCK rising edge	T <sub>MH</sub>	5	_	_	ns
TDI setup time to TCK rising edge	T <sub>DSU</sub>	5	_		ns
TDI hold time from TCK rising edge	T <sub>DH</sub>	5	_	_	ns
TDO propagation delay from TCK falling edge	T <sub>DD</sub>	0		15	ns
TRST setup time to TCK rising edge	T <sub>RSU</sub>	3	_		ns
TRST hold time from TCK rising edge	T <sub>RH</sub>	3	_	_	ns
TRST pulse-width low	_	20	_	_	ns

1.JTAG Interface timing



## **Table 3-22. Typical Signal Latency**

Test conditions (unless specified otherwise):

 $VDD\_IO = VDD\_A = 1.8 \text{ V}, VDD\_D = 1.2 \text{ V}, LDO2 \text{ disabled}, T_A = +25^{\circ}\text{C}; Fs = 48 \text{ kHz}; 24\text{-bit audio data}, I^2S \text{ Slave Mode}.$ 

Operating Configuration	on	Latency (µs)
ADC to ASP path—analog input (INn) to digital output (ASPn) 1	192 kHz input, 192 kHz output, Synchronous	50
	96 kHz input, 96 kHz output, Synchronous	100
	48 kHz input, 48 kHz output, Synchronous	195
	44.1 kHz input, 44.1 kHz output, Synchronous	215
	16 kHz input, 16 kHz output, Synchronous	560
	8 kHz input, 8 kHz output, Synchronous	1170
	8 kHz input, 48 kHz output, Isochronous 2	1700
	16 kHz input, 48 kHz output, Isochronous <sup>2</sup>	865
ASP to DAC path—digital input (ASPn) to analog output (OUTP/N)	192 kHz input, 192 kHz output, Synchronous	52
	96 kHz input, 96 kHz output, Synchronous	93
	48 kHz input, 48 kHz output, Synchronous	176
	44.1 kHz input, 44.1 kHz output, Synchronous	191
	16 kHz input, 16 kHz output, Synchronous	591
	8 kHz input, 8 kHz output, Synchronous	1125
	8 kHz input, 48 kHz output, Isochronous 2	1560
	16 kHz input, 48 kHz output, Isochronous <sup>2</sup>	905

<sup>1.</sup>Digital core high-pass filter is included in the signal path.

DS1249F2 21

<sup>2.</sup> Signal is routed via the ISRC function in the isochronous cases only.



## 4 Functional Description

The CS47L63 is a low-power audio hub incorporating a programmable DSP and a multichannel microphone interface. It provides flexible, high-performance audio interfacing for wearable devices in a small and cost-effective package.

#### 4.1 Overview

The CS47L63 block diagram is shown in Fig. 4-1.




Figure 4-1. CS47L63 Block Diagram

The CS47L63 digital-mixing core supports a range of fixed-function and programmable DSP capabilities, ideally suited to low-power voice-trigger applications. Media enhancements such as adaptive noise cancelation (ANC), dynamic range control (DRC), and multiband equalizer (EQ) are supported. The CS47L63 incorporates a Halo Core DSP, supporting the Cirrus Logic SoundClear™ suite of audio processing algorithms. The DSP is integrated within a fully flexible, all-digital mixing and routing engine with sample-rate converters, for wide use-case flexibility. Support for third-party DSP programming provides far-reaching opportunities for product differentiation.

The CS47L63 provides multiple digital audio interfaces—I<sup>2</sup>S and PDM—to provide independent and fully asynchronous connections to different processors (e.g., application processor and wireless transceiver). The CS47L63 control interface supports 2-wire I<sup>2</sup>C and 4-wire SPI modes. A master interface is provided, enabling connection to external peripherals (e.g., an accelerometer) using standard I<sup>2</sup>C or SPI protocols.

A flexible clocking arrangement supports a wide variety of external clock references, including clocking derived from the audio serial ports, or from the integrated low-power oscillator. Two frequency-locked loop (FLL) circuits provide additional flexibility for system clocking, including always-on operation. Seamless switching between clock sources is supported.

Unused circuitry can be disabled under software control to save power; low leakage currents enable extended standby/off time in portable battery-powered applications. Versatile GPIO functionality is provided, including support for push-button inputs. Comprehensive interrupt functions, with status reporting, are also provided.



## 4.1.1 Digital Audio Core

The CS47L63 uses a core architecture based on all-digital signal routing, making digital audio effects available on all signal paths, regardless of whether the source data input is analog or digital. The digital mixing desk allows different audio effects to be applied simultaneously on many independent paths, while supporting a variety of sample rates. Soft mute and unmute control ensures smooth transitions between use cases without interrupting existing audio streams elsewhere.

The CS47L63 incorporates a Halo Core DSP, supporting programmable signal-processing algorithms. The DSP is optimized for audio applications, incorporating configurable FFT, FIR, LMS, and linear/dB-conversion accelerators.

Highly flexible digital mixing, including mixing between audio interfaces, is possible. The CS47L63 performs multichannel full-duplex asynchronous sample-rate conversion, providing use-case flexibility across a broad range of system architectures.

DRC functions are available for optimizing audio signal levels. In playback modes, the DRC can be used to maximize loudness, while limiting the signal level to avoid distortion, clipping, or battery droop. In record modes, the DRC assists in applications where the signal level is unpredictable.

The five-band parametric EQ functions can be used to compensate for the frequency characteristics of the output transducers. EQ functions can be cascaded to provide additional frequency control. Programmable high-pass and low-pass filters are also available for general filtering applications, such as removal of wind and other low-frequency noise.

## 4.1.2 Analog and Digital Audio Interfaces

The CS47L63 supports up to four analog inputs or up to four digital inputs, multiplexed into two stereo input signal paths. The analog and digital microphones are powered using switchable MICBIAS rails—sourced directly from the 1.8 V analog supply, or else from the integrated regulator circuits using a separate (e.g., 4.2 V battery) supply. The input paths can be configured for low-power operation, ideal for analog or digital microphone input in always-on applications.

The analog output is a differential headphone driver, capable of driving 20 mW into a 32  $\Omega$  load.

Two audio serial ports (ASPs) each support PCM, TDM, and I<sup>2</sup>S data formats for compatibility with most industry-standard chipsets. ASP1 supports eight input/output channels; ASP2 supports four input/output channels. Bidirectional operation of 32-bit data at sample rates up to 192 kHz sample rates is supported.

#### 4.1.3 Other Features

The CS47L63 incorporates a tone generator that can be used for beep functions through any of the audio signal paths. The tone generator provides two 1 kHz outputs, with configurable phase relationship, offering flexibility to create differential signals or test scenarios.

A white-noise generator is provided that can be routed within the digital core. The noise generator can provide comfort noise in cases where silence (digital mute) is not desirable.

Two pulse-width modulation (PWM) signal generators are incorporated. The duty cycle of each PWM signal can be modulated by an audio source or can be set to a fixed value using a control register setting. The PWM signal generators can be output directly on a GPIO pin.

The CS47L63 supports up to 12 GPIO pins, offering a range of input/output functions for interfacing, for detection of external hardware, and for providing logic outputs to other devices. The GPIO connections are multiplexed with the ASP and master-interface functions. Comprehensive interrupt functionality is also provided for monitoring internal and external event conditions.

System clocking can be derived from the MCLK1 or MCLK2 input pins. Alternatively, an ASP operating in Slave Mode can be used to provide a clock reference. The CS47L63 also provides two integrated FLL circuits for clock frequency conversion and stability. The flexible clocking architecture supports low-power always-on operation; an integrated R-C oscillator provides clocking for always-on voice functions if no external clock reference is available. Seamless switching between clock sources is supported; free-running FLL modes are also available.



The CS47L63 is configured using control registers, accessed via a slave SPI interface (up to 50 MHz) or I<sup>2</sup>C interface (up to 3.4 MHz). The simple analog architecture, combined with the integrated tone generator, enables straightforward device configuration and testing, minimizing debug time and reducing software effort.

The CS47L63 is powered from 1.2 V and 1.8 V external supplies. An additional supply (typically direct connection to 4.2 V battery) can be used to power the LDO regulator and MICBIAS generator, if needed, to support powering or biasing of external microphones. Power consumption is optimized across a wide variety of voice and multimedia use cases.

## 4.2 Input Signal Path

The CS47L63 provides flexible input channels, supporting up to five analog inputs or up to four digital inputs. Selectable combinations of analog (mic or line) and digital inputs are multiplexed into two stereo input signal paths.

The analog input paths support single-ended and differential configurations, programmable gain control, and are digitized using a high performance sigma-delta ADC. The analog input paths can be configured for low-power operation, ideal for always-on applications.

The digital input paths interface directly with external digital microphones; a separate microphone interface clock is supported for two stereo pairs of digital microphones.

The microphone bias (MICBIAS) generator provides a low-noise reference for biasing electret condenser microphones (ECMs) or for use as a low-noise supply for MEMS microphones and digital microphones. Switchable outputs from the MICBIAS generator allows three separate reference/supply outputs to be independently controlled.

Digital volume control is available on all inputs (analog and digital), with programmable ramp control for smooth, glitch-free operation. A configurable signal-detect function is available on each input signal path.



The input signal paths and control fields are shown in Fig. 4-2.




Figure 4-2. Input Signal Paths

## 4.2.1 Analog Microphone Input


Up to five analog microphones can be connected to the CS47L63, either in single-ended or differential configuration. The input configuration and pin selection is controlled using the IN*nx*\_SRC bits as described in Section 4.2.6.

- For single-ended input, the microphone signal is connected to the noninverting input of the PGAs. The inverting inputs of the PGAs are connected to an internal reference in this configuration.
- For differential input, the noninverted microphone signal is connected to the noninverting input of the PGAs and the inverted (or noisy ground) signal is connected to the inverting input pins.

The gain of the input PGAs is controlled via register settings, as defined in Section 4.2.6. Note that the input impedance of the analog input paths is fixed across all PGA gain settings.



The ECM analog input configurations are shown in Fig. 4-3 and Fig. 4-4. The integrated MICBIAS generator provides a low noise reference for biasing the ECMs.






Figure 4-3. Single-Ended ECM Input

Figure 4-4. Differential ECM Input

Pseudodifferential connection is also possible—this is similar to the configuration shown in Fig. 4-4, but the GND connection is directly to the microphone (and INnxN capacitor), instead of via a resistor. The typical connections for pseudodifferential input are shown in Fig. 4-5.




Figure 4-5. Pseudodifferential ECM Input

Analog MEMS microphones can be connected to the CS47L63 in a similar manner to the ECM configurations. Typical configurations are shown in Fig. 4-6 and Fig. 4-7. In this configuration, the integrated MICBIAS generator provides a low-noise power supply for the microphones.




Figure 4-6. Single-Ended MEMS Input


Figure 4-7. Differential MEMS Input



## 4.2.2 Analog Line Input

Line inputs can be connected to the CS47L63 in a similar manner to the mic inputs. Single-ended and differential configurations are supported on each analog input path, using the INnx SRC bits as described in Section 4.2.6.

The analog line input configurations are shown in Fig. 4-8 and Fig. 4-9. Note that the microphone bias (MICBIAS) is not used for line input connections.



INnLP, INnRP
INnLN, INnRN
VREF

Figure 4-8. Single-Ended Line Input

Figure 4-9. Differential Line Input

# 4.2.3 PDM (DMIC) Input

The CS47L63 supports as many as four PDM input channels, ideal for use with digital microphone (DMIC) input and other digital interfaces. Digital (PDM) operation is selected on input paths IN1 and IN2 using IN1\_MODE and IN2\_MODE as described in Section 4.2.6.

In PDM mode, two channels of audio data are multiplexed on the associated  $INn_PDMDATA$  pin. Each stereo interface is clocked using the respective  $INn_PDMCLK$  pin.

If PDM input is enabled, the CS47L63 outputs the CLK signal on the applicable IN*n*\_PDMCLK pins. The CLK frequency is controlled by the respective IN*n*\_OSR field, as described in Table 4-1 and Table 4-3. Note that the input-path PDM interfaces operate in Master Mode only—the clock (CLK) signal is generated by the CS47L63.

Note that, if the 384 kHz or 768 kHz CLK frequency is selected, the maximum valid sample rate for the respective paths is restricted as described in Table 4-1. If the input sample rates are set globally using IN\_RATE (i.e., IN\_RATE\_ MODE = 0), all input paths are affected similarly.

The system clock, SYSCLK, must be present and enabled if using the PDM inputs; see Section 4.10 for details of SYSCLK and the associated registers.

The PDM clock frequencies in Table 4-1 assume that the SYSCLK frequency is a multiple of 6.144 MHz (SYSCLK\_FRAC = 0). If the SYSCLK frequency is a multiple of 5.6448 MHz (SYSCLK\_FRAC = 1), the PDM clock frequencies are scaled accordingly.

Condition	PDM Clock Frequency	Valid Sample Rates	Signal Passband
IN <i>n</i> _OSR = 000	384 kHz	Up to 48 kHz	Up to 4 kHz
IN <i>n</i> _OSR = 001	768 kHz	Up to 96 kHz	Up to 8 kHz
IN <i>n</i> _OSR = 010	1.536 MHz	Up to 192 kHz	Up to 20 kHz
IN <i>n</i> _OSR = 011	2.048 MHz	Up to 192 kHz	Up to 20 kHz
IN <i>n</i> _OSR = 100	2.4576 MHz	Up to 192 kHz	Up to 20 kHz
IN <i>n</i> _OSR = 101	3.072 MHz	Up to 192 kHz	Up to 20 kHz
IN <i>n</i> _OSR = 110	6.144 MHz	Up to 192 kHz	Up to 96 kHz

Table 4-1. PDM Clock Frequency

DS1249F2 27



A pair of digital microphones is connected as shown in Fig. 4-10. The microphones must be configured to ensure that the left mic transmits a data bit when INn\_PDMCLK is high and the right mic transmits a data bit when INn\_PDMCLK is low. The CS47L63 samples the DMIC data at the end of each INn\_PDMCLK phase. Each microphone must tristate its data output while the other microphone is transmitting.

Note that the CS47L63 provides integrated pull-down resistors on the INn\_PDMDATA pins. This provides a flexible capability for interfacing with other devices.

The voltage reference for the IN1 and IN2 PDM interfaces is VDD\_A. For typical applications, the power supply for each digital microphone should provide the same voltage as VDD\_A.




Figure 4-10. DMIC Input

Two PDM channels are interleaved on IN*n*\_PDMDATA, as shown in Fig. 4-11. If two microphones are connected to provide a stereo interface, each microphone must tristate its data output while the other microphone is transmitting.




Figure 4-11. PDM (DMIC) Interface Timing



## 4.2.4 Input Signal Path Enable

The input signal paths are enabled using the IN*nx*\_EN bits described in Table 4-2. The respective bits must be enabled for analog or digital input on the respective input paths.

The input signal paths are muted by default. It is recommended that deselecting the mute should be the final step of the path-enable control sequence. Similarly, the mute should be selected as the first step of the path-disable control sequence. The input signal path mute functions are controlled using the bits described in Table 4-5.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK clock may also be required, depending on the path configuration. See Section 4.10 for details of the system clocks.

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the input signal paths and associated ADCs. If the frequency is too low, an attempt to enable an input signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in register 0x4004 indicate the status of each input signal path. If an underclocked error condition occurs, these bits can be used to indicate which input signal paths have been enabled.

Register Address	Bit	Label	Default	Description
R16384 (0x4000)	3	IN2L_EN	0	Input Path 2 (left) enable
INPUT_CONTROL				0 = Disabled
				1 = Enabled
	2	IN2R_EN	0	Input Path 2 (right) enable
				0 = Disabled
				1 = Enabled
	1	IN1L_EN	0	Input Path 1 (left) enable
				0 = Disabled
				1 = Enabled
	0	IN1R_EN	0	Input Path 1 (right) enable
				0 = Disabled
				1 = Enabled
R16388 (0x4004)	3	IN2L_STS	0	Input Path 2 (left) enable status
INPUT_STATUS				0 = Disabled
				1 = Enabled
	2	IN2R_STS	0	Input Path 2 (right) enable status
				0 = Disabled
				1 = Enabled
	1	IN1L_STS	0	Input Path 1 (left) enable status
				0 = Disabled
				1 = Enabled
	0	IN1R_STS	0	Input Path 1 (right) enable status
				0 = Disabled
				1 = Enabled

**Table 4-2. Input Signal Path Enable** 

Label Default

## 4.2.5 Input Signal Path Sample-Rate Control

Dogiston Address Dit

The input signal paths may be selected as input to the digital mixers or signal-processing functions within the CS47L63 digital core. The sample rate for the input signal paths can be set globally, or can be configured independently for each input channel.

The IN\_RATE\_MODE bit (defined in Table 4-3) controls whether the input sample rates are set globally using IN\_RATE, or independently for each input channel using the INnx\_RATE fields (where n is 1–2 and x is L or R for the left/right channels respectively). The IN\_RATE and INnx\_RATE fields are defined in Table 4-20.

Note that sample-rate conversion is required when routing the input signal paths to any signal chain that is asynchronous or configured for a different sample rate.



## 4.2.6 Input Signal Path Configuration

The CS47L63 supports up to five analog inputs or up to four digital inputs. Selectable combinations of analog (mic or line) and digital inputs are multiplexed into two stereo input signal paths:

Input paths IN1 and IN2 can be configured for single-ended, differential, or digital (PDM) operation. The analog input
configuration and pin selection is controlled using the INnx\_SRC bits; digital input mode is selected by setting INn\_
MODE for the respective input path.

A configurable high-pass filter (HPF) is provided on the left and right channels of each input path. The applicable cut-off frequency is selected using IN\_HPF\_CUT. The filter can be enabled on each path independently using the IN*nx*\_HPF bits.

The analog input signal paths (single-ended or differential) each incorporate a PGA to provide gain in the range 0 dB to +29 dB in 1 dB steps. The analog input PGA gain is controlled using IN*nx*\_PGA\_VOL. Note that the PGAs do not provide pop suppression; it is recommended that the gain should not be adjusted if the respective signal path is enabled.

If digital input mode is selected, the respective PDM clock ( $INn_PDMCLK$ ) is generated by the CS47L63. The frequency is controlled by  $INn_POSR$ .

**Note:** When writing to IN*n*\_MODE or IN*n*\_OSR, take care not to change other nonzero bits that are configured at the same register address. Bit [5] should be set at all times.

The CS47L63 input paths can be configured to allow power consumption to be optimized with respect to the required audio performance characteristics. Low-power configuration is ideal for always-on applications.

If a signal path is configured for analog input, the following options are supported:

- High-Performance Mode is the default setting for the IN1 and IN2 analog paths.
- Standard Mode is selected on the IN1 and IN2 paths by setting MSTR\_TRIGO. Standard Mode is deselected by clearing MSTR\_TRIGO—the input paths are configured for High Performance Mode when Standard Mode is deselected.
  - When MSTR\_TRIGO changes level  $(0\rightarrow 1 \text{ or } 1\rightarrow 0)$ , the applicable mode is configured for the IN1 and IN2 input paths (left and right channels). Note the selection/deselection of Standard Mode affects analog input paths only—if the IN1 or IN2 signal path is configured for digital input, the respective path is not affected by the change of mode.
- Low-Power Mode is selected on the IN1 and IN2 paths using the respective INnx\_LP\_MODE bits. Note that INn\_OSR must be set to (default) 101 in Low-Power Mode.
  - Note that Low-Power Mode cannot be selected directly if the input paths are configured in Standard Mode—to select Low-Power Mode, the input paths must initially be configured in High-Performance Mode.
- Mid-Power Mode is selected on the IN1 and IN2 paths by setting INn\_OSR = 010 for the respective input path. Note that the INnx\_LP\_MODE bits must be cleared in the mid-power configuration. The mid-power configuration is deselected by setting INn OSR = 101.
  - The maximum input-signal level is reduced by 6 dB if mid-power operation is selected (see Table 3-4); the minimum PGA gain is 6 dB. Note that Mid-Power Mode cannot be selected directly if the input paths are configured in Standard Mode—to select Mid-Power Mode, the input paths must initially be configured in High-Performance Mode.

**Notes:** Standard Mode is configured using the control sequence defined in Section 4.2.6.1. To support Standard Mode, the control sequence must be applied after power up, hardware reset, or software reset, before writing to MSTR\_TRIGO. The control sequence is required once only following power up, hardware reset, or software reset—it does not need to be repeated each time Standard Mode is selected.

Mid-Power Mode is a legacy feature, which is retained for software-driver compatibility only—it is recommended to use Standard Mode instead of Mid-Power Mode.



If a signal path is configured for digital input, the following options are available:

• The INn\_PDMCLK frequency is configurable using the respective INn\_OSR field. Reducing the INn\_PDMCLK frequency reduces power consumption at the expense of audio performance. The INn\_OSR field also supports high performance PDM mode if 6.144 MHz INn\_PDMCLK is selected (INn\_OSR = 110).

Note that, if 384 kHz or 768 kHz CLK frequency is selected, the maximum sample rate for the respective paths is restricted as described in Table 4-1. If the input sample rates are set globally using IN\_RATE (i.e., IN\_RATE\_MODE = 0), all input paths are affected similarly.

The input signal paths are configured using the fields described in Table 4-3.

Table 4-3. Input Signal Path Configuration

Register Address	Bit	Label	Default	Description
R16392 (0x4008)	10	IN_RATE_	1	Input Path Sample Rate Configuration
INPUT_RATE_		MODE		0 = Global control (all input paths configured using IN_RATE)
CONTROL				1 = Individual channel control (using the respective INnx_RATE fields)
R16416 (0x4020)	18:16	IN1_OSR[2:0]	101	Input Path 1 Oversample Rate Control
INPUT1_				If analog input is selected, this field is used to select Mid-Power Mode.
CONTROL1				010 = Mid-Power Mode All other codes are reserved
				101 = High-Performance, Standard, or Low-Power Mode
				If digital input is selected, this field controls the IN1_PDMCLK frequency.
				000 = 384 kHz
				001 = 768 kHz
				010 = 1.536 MHz
				011 = 2.048 MHz 111 = Reserved
	0	IN1 MODE	0	Input Path 1 Mode
				0 = Analog input
				1 = Digital input
R16420 (0x4024)	29:28	IN1L_SRC[1:0]	00	Input Path 1 (Left) Source
IN1L_CONTROL1				00 = Differential (IN1LP_1-IN1LN_1) 10 = Differential (IN1LP_2-IN1LN_2)
				01 = Single-ended (IN1LP_1)
	2	IN1L_HPF	0	Input Path 1 (Left) HPF Enable
				0 = Disabled
				1 = Enabled
	0	IN1L LP	0	Input Path 1 (Left) Low-Power Mode (applicable to analog input only)
		MODE		0 = Normal
				1 = Low Power Mode
R16424 (0x4028)	7:1	IN1L PGA	0x40	Input Path 1 (Left) PGA Volume (applicable to analog input only)
IN1L CONTROL2		VOL[6:0]		0x00 to 0x3F = Reserved
_				0x40 = 0 dB (1 dB steps)
				0x41 = 1 dB
				<b>Note:</b> In Mid-Power Mode, a minimum gain of 6 dB is used. Volume selections of 5 dB
				or less are overridden to 6 dB.
R16452 (0x4044)	29:28	IN1R_SRC[1:0]	00	Input Path 1 (Right) Source
IN1R_CONTROL1				00 = Differential (IN1RP–IN1RN) 10 = Reserved
				01 = Single-ended (IN1RP) 11 = Reserved
	2	IN1R_HPF	0	Input Path 1 (Right) HPF Enable
				0 = Disabled
				1 = Enabled
	0	IN1R_LP_ MODE	0	Input Path 1 (Right) Low-Power Mode (applicable to analog input only)
		INIODE		0 = High-Performance, Standard, or Mid-Power Mode
				1 = Low Power Mode
R16456 (0x4048)	7:1	IN1R_PGA_	0x40	Input Path 1 (Right) PGA Volume (applicable to analog input only)
IN1R_CONTROL2		VOL[6:0]		0x00 to 0x3F = Reserved
				0x40 = 0 dB (1 dB steps)
				0x41 = 1 dB
				<b>Note:</b> In Mid-Power Mode, a minimum gain of 6 dB is used. Volume selections of 5 dB or less are overridden to 6 dB.

DS1249F2 31



## Table 4-3. Input Signal Path Configuration (Cont.)

Register Address	Bit	Label	Default	Description
R16480 (0x4060)	18:16	IN2_OSR[2:0]	101	Input Path 2 Oversample Rate Control
INPUT2_				010 = Mid-Power Mode All other codes are reserved
CONTROL1				101 = High-Performance, Standard, or Low-Power Mode
				If digital input is selected, this field controls the IN2_PDMCLK frequency.
				000 = 384 kHz 100 = 2.4576 MHz
				001 = 768 kHz 101 = 3.072 MHz
				010 = 1.536 MHz
				011 = 2.048 MHz
	0	IN2_MODE	0	Input Path 2 Mode
				0 = Analog input
				1 = Digital input
R16484 (0x4064)	29:28	IN2L_SRC[1:0]	00	Input Path 2 (Left) Source
IN2L_CONTROL1				00 = Differential (IN2LP-IN2LN) 10 = Reserved
				01 = Single-ended (IN2LP) 11 = Reserved
	2	IN2L_HPF	0	Input Path 2 (Left) HPF Enable
				0 = Disabled
				1 = Enabled
	0	IN2L_LP_	0	Input Path 2 (Left) Low-Power Mode (applicable to analog input only)
		MODE		0 = High-Performance, Standard, or Mid-Power Mode
				1 = Low Power Mode
R16488 (0x4068)	7:1	IN2L_PGA_	0x40	Input Path 2 (Left) PGA Volume (applicable to analog input only)
IN2L_CONTROL2		VOL[6:0]		0x00 to 0x3F = Reserved
				0x40 = 0 dB (1 dB steps)
				0x41 = 1 dB
				Note: In Mid-Power Mode, a minimum gain of 6 dB is used. Volume selections of 5 dB
				or less are overridden to 6 dB.
R16516 (0x4084)	29:28	IN2R_SRC[1:0]	00	Input Path 2 (Right) Source
IN2R_CONTROL1				00 = Differential (IN2RP–IN2RN) 10 = Reserved
				01 = Single-ended (IN2RP) 11 = Reserved
	2	IN2R_HPF	0	Input Path 2 (Right) HPF Enable
				0 = Disabled
				1 = Enabled
	0	IN2R_LP_	0	Input Path 2 (Right) Low-Power Mode (applicable to analog input only)
		MODE		0 = High-Performance or Mid-Power Mode
				1 = Low Power Mode
R16520 (0x4088)	7:1	IN2R_PGA_	0x40	Input Path 2 (Right) PGA Volume (applicable to analog input only)
IN2R_CONTROL2		VOL[6:0]		0x00 to 0x3F = Reserved
				0x40 = 0 dB (1 dB steps)
				0x41 = 1 dB
				<b>Note:</b> In Mid-Power Mode, a minimum gain of 6 dB is used. Volume selections of 5 dB or less are overridden to 6 dB.
R16964 (0x4244)	2:0	IN_HPF_	010	Input Path IN1–IN2 HPF select
INPUT_HPF_		CUT[2:0]		Controls the cut-off frequency of the input path HPF circuits.
CONTROL				000 = 2.5 Hz 010 = 10 Hz 100 = 40 Hz
				001 = 5 Hz 011 = 20 Hz All other codes are reserved
R102400	0	MSTR1_TRIG0	0	Input Path IN1-IN2 Standard Mode select
(0x19000)				0 = High-Performance Mode
SW_TRIGGER_				1 = Standard Mode
MSTR1				Note: The applicable mode is selected if MSTR1_TRIG0 changes level—a transition
				from 0 to 1 selects Standard Mode, and a transition from 1 to 0 selects High-Performance Mode. The input paths can be configured in Low-Power or Mid-Power Modes if MSTR1 TRIG0 = 0.



## 4.2.6.1 Standard Mode—Configuration Sequence

To support Standard Mode for the input signal path, a configuration sequence must be written to the CS47L63. The sequence must be applied after power up, hardware reset, or software reset, before writing to MSTR\_TRIGO. Note that the control sequence is required once only following power up, hardware reset, or software reset—it does not need to be repeated each time Standard Mode is selected.

To configure the CS47L63 to support Standard Mode, the following control sequence must be used:

- 1. Write 0x2 to address 0x808
- 2. Read address 0x804 until Bit 1 indicates a value of 1
- 3. Write 0x3 to address 0x808
- 4. Write 0x00000000 to address 0x410AC
- 5. Write 0x00000000 to address 0x410B0
- 6. Write the patch data listed in Table 4-4 to addresses 0x4C800-0x4C898

Register Address	Value	Register Address	Value	Register Address	Value
0x4C800	4684020F	0x4C834	09000044	0x4C868	74030F00
0x4C804	0F050000	0x4C838	46C0010F	0x4C86C	00000026
0x4C808	00462030	0x4C83C	0F010000	0x4C870	4620300F
0x4C80C	300F4000	0x4C840	0046D803	0x4C874	0F000000
0x4C810	00004628	0x4C844	020E0E00	0x4C878	00462830
0x4C814	30300F40	0x4C848	00004684	0x4C87C	300F0000
0x4C818	40000046	0x4C84C	84020F01	0x4C880	00004630
0x4C81C	4638300F	0x4C850	05000046	0x4C884	38300F00
0x4C820	0F400000	0x4C854	46C0010F	0x4C888	00000046
0x4C824	00267403	0x4C858	0F000000	0x4C88C	46D8030F
0x4C828	010F0F00	0x4C85C	0044CC04	0x4C890	0E000000
0x4C82C	000046C4	0x4C860	010F1F00	0x4C894	00468402
0x4C830	CC040F03	0x4C864	000046C4	0x4C898	00000400

Table 4-4. Standard Mode—Patch Data

- 7. Write 0x4D480048 to address 0x41200
- 8. Write 0x2 to address 0x808
- 9. Write 0x0 to address 0x808

## 4.2.7 Input Signal Path Digital Volume Control

A digital volume control is provided on each input signal path, providing –64 dB to +31.5 dB gain control in 0.5 dB steps. An independent mute control is also provided for each input signal path.

Updates to the digital-volume and mute functions are gated by the IN\_VU bit: writing to the volume- or mute-control fields does not become effective until a 1 is written to IN\_VU. This makes it possible to apply changes to multiple signal paths simultaneously.

Whenever the gain or mute setting is changed, the signal path gain is ramped up or down to the new settings at a programmable rate. For increasing gain (or unmute), the rate is controlled by IN\_VI\_RAMP. For decreasing gain (or mute), the rate is controlled by IN\_VD\_RAMP.

Note: The IN\_VI\_RAMP and IN\_VD\_RAMP fields should not be changed while a volume ramp is in progress.

Note that, although the digital-volume controls provide 0.5 dB steps, the internal circuits provide signal gain adjustment in 0.125 dB steps. This allows a very high degree of gain control and smooth volume ramping under all operating conditions.

**Note:** The 0 dBFS level of the IN1–IN2 digital input paths is not equal to the 0 dBFS level of the CS47L63 digital core. The maximum digital input signal level is –6 dBFS (see Table 3-7). Under 0 dB gain conditions, a –6 dBFS input signal corresponds to a 0 dBFS input to the CS47L63 digital core functions.



The digital volume control registers are described in Table 4-5.

Table 4-5. Input Signal Path Digital Volume Control

Register Address	Bit	Label	Default		Description		
R16404 (0x4014)	29	IN_VU	See	Input signal paths volu	ime and mute update.		
INPUT_ CONTROL3			Footnote 1	Writing 1 to this bit cau settings to be updated		nal paths volume and mute	
R16424 (0x4028)	28	IN1L_MUTE	1	Input Path 1 (Left) Dig	-		
IN1L CONTROL2	20	IN IL_WOTE	'	0 = Unmute	itai wute		
INTL_CONTROL2				1 = Mute			
	00:40	INM. VOL [7:0]	000		:t-1.\/-1	5 dD :- 0 5 dD -t	
	23:16	IN1L_VOL[7:0]	0x80		ital Volume, –64 dB to +31	•	
				0x00 = -64  dB	0x80 = 0 dB	0xC0 to 0xFF = Reserved	
				0x01 = -63.5  dB	(0.5 dB steps)		
			_	(0.5 dB steps)	0xBF = +31.5 dB		
R16456 (0x4048)	28	IN1R_MUTE	1	Input Path 1 (Right) Di	igital Mute		
IN1R_CONTROL2				0 = Unmute			
				1 = Mute			
	23:16	IN1R_VOL[7:0]	0x80		igital Volume, –64 dB to +3	31.5 dB in 0.5 dB steps	
				0x00 = -64  dB	0x80 = 0 dB	0xC0 to 0xFF = Reserved	
				0x01 = -63.5  dB	(0.5 dB steps)		
				(0.5 dB steps)	0xBF = +31.5 dB		
R16488 (0x4068)	28	IN2L_MUTE	1	Input Path 2 (Left) Digital Mute			
IN2L_CONTROL2				0 = Unmute			
				1 = Mute			
	23:16	IN2L_VOL[7:0]	0x80	Input Path 2 (Left) Dig	ital Volume, –64 dB to +31	.5 dB in 0.5 dB steps	
				0x00 = -64  dB	0x80 = 0 dB	0xC0 to 0xFF = Reserved	
				0x01 = -63.5  dB	(0.5 dB steps)		
				(0.5 dB steps)	0xBF = +31.5 dB		
R16520 (0x4088)	28	IN2R MUTE	1	Input Path 2 (Right) Di	igital Mute		
IN2R CONTROL2		_		0 = Unmute			
_				1 = Mute			
	23:16	IN2R_VOL[7:0]	0x80	Input Path 2 (Right) Di	igital Volume, -64 dB to +3	31.5 dB in 0.5 dB steps	
				0x00 = -64 dB	0x80 = 0 dB	0xC0 to 0xFF = Reserved	
				0x01 = -63.5  dB	(0.5 dB steps)		
				(0.5 dB steps)	0xBF = +31.5 dB		
R16968 (0x4248)	6:4	IN VD RAMP[2:0]	010		ing Ramp Rate (seconds/6	3 dB)	
INPUT VOL	0		0.10	•	e changed while a volume	,	
CONTROL				000 = 0 ms	011 = 2 ms	110 = 15 ms	
				000 = 0 ms	100 = 4 ms	111 = 30 ms	
				010 = 1 ms	101 = 8 ms	111 - 30 1113	
	2:0	IN VI RAMP[2:0]	010		ng Ramp Rate (seconds/6	dD)	
	2.0	IIN_VI_KAWIF[2.0]	010		• •	,	
					e changed while a volume		
				000 = 0 ms	011 = 2 ms	110 = 15 ms	
				001 = 0.5 ms	100 = 4 ms	111 = 30 ms	
				010 = 1 ms	101 = 8 ms		

<sup>1.</sup> Default is not applicable to these write-only bits

## 4.2.8 Input Signal Path Signal-Detect Control

The CS47L63 provides a digital signal-detect function for the input signal path. This enables system actions to be triggered by signal detection and allows the device to remain in a low-power state until a valid audio signal is detected. A mute function is integrated with the signal-detect circuit, ensuring the respective digital audio path remains at zero until the detection threshold level is reached. Signal detection is also indicated via the interrupt controller.



The signal-detect function is supported on input paths IN1–IN2 in analog and digital configurations. (For input paths IN1 and IN2, digital input is selected by setting the respective IN*n*\_MODE bit.) Note that the valid operating conditions for this function vary, depending on the applicable signal-path configuration.

- The signal-detect function is supported on analog input paths for sample rates up to 16 kHz.
- The signal-detect function is supported on digital input paths for sample rates up to 16 kHz (if INn\_PDMCLK ≥ 768kHz) and up to 48 kHz (if INn\_PDMCLK ≥ 2.8224 MHz).

For each input path, the signal-detect function is enabled by setting the respective IN*nx*\_SIG\_DET\_EN bit. The detection threshold level is set using IN SIG DET THR—this applies to all input paths.

If the signal-detect function is enabled, the respective input channel is muted if the signal level is below the configured threshold. If the input signal exceeds the threshold level, the respective channel is immediately unmuted.

If the input signal falls below the threshold level, the mute is applied. To prevent erroneous behavior, a time delay is applied before muting the input signal—the channel is only muted if the signal level remains below the threshold level for longer than the hold time. The hold time is set using IN\_SIG\_DET\_HOLD.

Note that the signal-level detection is performed in the digital domain, after the ADC, PGA, digital mute and digital volume controls—the respective input channel must be enabled and unmuted when using the signal-detect function.

The signal-detect function is an input to the interrupt control circuit and can be used to trigger an interrupt event; see Section 4.11. Note that the respective interrupt event represents the logic OR of the signal detection on all input channels and does not provide indication of which input channel caused the interrupt. To avoid multiple interrupts, the signal-detect interrupt can be reasserted only after all input channels have fallen below the trigger threshold level.

The signal-detect status can be output directly on a GPIO pin as an external indication of the input path signal detection. See Section 4.12 to configure a GPIO pin for this function.

The input path signal-detection control registers are described in Table 4-6.

Table 4-6. Input Signal Path Signal-Detect Control

Register Address	Bit	Label	Default		Description	
R16420 (0x4024)	1	IN1L_SIG_DET_	0	Input Path 1 (Left) S	ignal-Detect Enable	
IN1L_CONTROL1		EN		0 = Disabled		
				1 = Enabled		
R16452 (0x4044)	1	IN1R_SIG_DET_	0	Input Path 1 (Right)	Signal-Detect Enable	
IN1R_CONTROL1		EN		0 = Disabled		
				1 = Enabled		
R16484 (0x4064)	1	IN2L_SIG_DET_	0	Input Path 2 (Left) S	ignal-Detect Enable	
IN2L_CONTROL1		EN		0 = Disabled		
				1 = Enabled		
R16516 (0x4084)	1	IN2R_SIG_DET_	0	Input Path 2 (Right)	Signal-Detect Enable	
IN2R_CONTROL1		EN		0 = Disabled		
				1 = Enabled		
R16960 (0x4240)	8:4	IN_SIG_DET_	0x00	Input Signal Path Sig	gnal-Detect Threshold	
IN_SIG_DET_		THR[4:0]		0x00 = -30.1  dB	0x05 = -54.2  dB	0x0A = -72.2  dB
CONTROL				0x01 = -36.1  dB	0x06 = -56.7 dB	0x0B = -74.7 dB
				0x02 = -42.1  dB	0x07 = -60.2  dB	0x0C = -78.3  dB
				0x03 = -48.2  dB	0x08 = -66.2  dB	0x0D = -80.8 dB
				0x04 = -50.7  dB	0x09 = -68.7  dB	All other codes are reserved
	3:0	IN_SIG_DET_ HOLD[3:0]	0001	Input Signal Path Signs deasserted)	gnal-Detect Hold Time (dela	ay before signal detect indication
				0000 = Reserved	(4 ms steps)	1100 = 96–100 ms
				0001 = 4-8  ms	1001 = 36–40 ms	1101 = 192–196 ms
				0010 = 8–12 ms	1010 = 40–44 ms	1110 = 384–388 ms
				0011 = 12–16 ms	1011 = 48–52 ms	1111 = 768–772 ms

DS1249F2 35



## 4.2.9 Input Signal Path ANC Control

The CS47L63 incorporates a mono ANC processor that can provide noise reduction in a variety of different operating conditions. The ANC input source for the receive-path ANC function is selected using IN\_ANC\_L\_SRC and ANC\_L\_MIC\_SRC, as described in Table 4-7.

See Section 4.6 for further details of the ANC function.

Register Address Bit Label Default Description Input source for Rx ANC function R17024 (0x4280) 2:0 IN ANC L SRC[2:0] 000 ANC SRC 000 = No selection 001 = Input Path 1 010 = Input Path 2 All other codes are reserved R51716 (0xCA04) ANC L MIC SRC[1:0] 01 Input channel for Rx ANC function ANC L CTRL 2 00 = Disabled 01 = Left channel 10 = Right channel 11 = Left + Right channels (only valid if signal path is configured for digital input)

Table 4-7. Input Signal Paths ANC Control

## 4.2.10 PDM (DMIC) Pin Configuration

PDM operation on the IN1 and IN2 input paths is selected using IN1 MODE and IN2 MODE, as described in Table 4-3.

The CS47L63 provides integrated pull-down resistors on the IN*n*\_PDMDATA pins. This provides a flexible capability for interfacing with other devices. The pull resistors can be configured independently using the bits described in Table 4-8.

Register Address	Bit	Label	Default	Description
R4148 (0x1034)	5	IN2_PDMDATA_PD	0	IN2_PDMDATA pull-down control
DMIC_PAD_CTRL				0 = Disabled, 1 = Enabled
	4	IN1_PDMDATA_PD	0	IN1_PDMDATA pull-down control
				0 = Disabled, 1 = Enabled

Table 4-8. PDM (DMIC) Pin Control

# 4.3 Digital Core

The CS47L63 digital core provides extensive mixing and processing capabilities for multiple signal paths. The configuration is highly flexible and supports virtually every conceivable input/output connection between the available processing blocks.

- The CS47L63 supports multiple signal paths through the digital core. Multichannel full-duplex sample-rate conversion is provided to allow digital audio to be routed between input (ADC/PDM) paths, output (DAC) path, and audio serial ports (ASP1–ASP2) operating at different sample rates or referenced to asynchronous clock domains.
- A Halo Core<sup>TM</sup> DSP is incorporated, capable of running a wide range of audio-enhancement functions. The DSP functions are programmable, using application-specific control sequences. The digital core also provides parametric equalization (EQ) functions, DRC, and low-/high-pass filters (LHPF).
- The CS47L63 incorporates a tone generator that can be used for beep functions through any of the audio signal paths. A white-noise generator is incorporated, to provide comfort noise in cases where silence (digital mute) is not desirable.
- Two pulse-width modulation (PWM) signal generators are provided; the PWM waveforms can be modulated by an audio source within the digital core and can be output on a GPIO pin.

An overview of the digital-core mixing and signal-processing functions is provided in Fig. 4-12. The control registers associated with the digital-core signal paths are shown in Fig. 4-13 through Fig. 4-27. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.



The digital audio core is predominantly a 24-bit architecture, but also provides support for 32-bit signal paths. Audio samples of up to 32 bits are supported by the ASP functions. The respective signal mixers provide full support for 32-bit data words. Note that all other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.




Figure 4-12. Digital Core



## 4.3.1 Digital-Core Mixers

The CS47L63 provides an extensive digital mixing capability. The digital-core mixing and signal-processing blocks are shown in Fig. 4-12. A four-input digital mixer is associated with many of these functions, as shown. The digital mixer circuit is identical in each instance, providing up to four selectable input sources, with independent volume control on each input.

The control registers associated with the digital-core signal paths are shown in Fig. 4-13–Fig. 4-27. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6.

Further description of the associated control registers is provided throughout Section 4.3. Generic register field definitions are provided in Table 4-9.

The digital mixer input sources are selected using the associated  $x\_SRCn$  fields; the volume control is implemented via the associated  $x\_VOLn$  fields.

The ASRC and ISRC input functions support selectable input sources, but do not incorporate any digital mixing. The respective input source (x SRCn) fields are identical to those of the digital mixers.

The x\_SRC*n* fields select the input sources for the respective mixer or signal-processing block. Note that the selected input sources must be configured for the same sample rate as the blocks to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

A status bit is associated with each configurable input source, indicating whether the signal path is enabled. If an underclocked error condition occurs, these bits can be used to indicate which signal paths have been enabled.

The generic register field definition for the digital mixers is provided in Table 4-9.



Table 4-9. Digital-Core Mixer Control Registers

Register Address	Bit	Label	Default		Description				
R32896 (0x8080)	15	x_STSn	0	[Digital Core function] input	<i>n</i> status				
to				0 = Disabled					
R39132 (0x907C)				1 = Enabled					
	7:1	x_VOLn	0x40	[Digital Core mixer] input n v	volume. (-32 dB to +16 dB in	1 dB steps)			
				0x00  to  0x20 = -32  dB	(1 dB steps)	0x50 = +16 dB			
				0x21 = -31 dB	0x40 = 0 dB	0x51 to 0x7F = +16 dB			
				0x22 = -30  dB	(1 dB steps)				
	8:0	x_SRCn	0x000	[Digital Core function] input	n source select				
				0x000 = Silence (mute)	0x08C = LSRC2 IN Left	0x0C0 = DRC1 Left			
				0x004 = Tone generator 1	0x08D = LSRC2 IN Right	0x0C1 = DRC1 Right			
				0x005 = Tone generator 2	0x090 = LSRC3 IN Left	0x0C2 = DRC2 Left			
				0x00C = Noise generator	0x091 = LSRC3 IN Right	0x0C3 = DRC2 Right			
				0x010 = IN1L signal path	0x098 = ISRC1 INT1	0x0C8 = LHPF1			
				0x011 = IN1R signal path	0x099 = ISRC1 INT2	0x0C9 = LHPF2			
				0x012 = IN2L signal path	0x09A = ISRC1 INT3	0x0CA = LHPF3			
				0x013 = IN2R signal path	0x09B = ISRC1 INT4	0x0CB = LHPF4			
				0x020 = ASP1 RX1	0x09C = ISRC1 DEC1	0x100 = DSP1 channel 1			
				0x021 = ASP1 RX2	0x09D = ISRC1 DEC2	0x101 = DSP1 channel 2			
				0x022 = ASP1 RX3	0x09E = ISRC1 DEC3	0x102 = DSP1 channel 3			
				0x023 = ASP1 RX4	0x09F = ISRC1 DEC4	0x103 = DSP1 channel 4			
				0x024 = ASP1 RX5	0x0A0 = ISRC2 INT1	0x104 = DSP1 channel 5			
				0x025 = ASP1 RX6	0x0A1 = ISRC2 INT2	0x105 = DSP1 channel 6			
				0x026 = ASP1 RX7	0x0A4 = ISRC2 DEC1	0x106 = DSP1 channel 7			
				0x027 = ASP1 RX8	0x0A5 = ISRC2 DEC2	0x107 = DSP1 channel 8			
				0x030 = ASP2 RX1	0x0A8 = ISRC3 INT1				
				0x031 = ASP2 RX2	0x0A9 = ISRC3 INT2				
				0x032 = ASP2 RX3	0x0AC = ISRC3 DEC1				
				0x033 = ASP2 RX4	0x0AD = ISRC3 DEC2				
				0x088 = ASRC1 IN1 Left	0x0B8 = EQ1				
				0x089 = ASRC1 IN1 Right	0x0B9 = EQ2				
				0x08A = ASRC1 IN2 Left	0x0BA = EQ3				
				0x08B = ASRC1 IN2 Right	0x0BB = EQ4				

# 4.3.2 Digital-Core Inputs

The digital core comprises multiple input paths, as shown in Fig. 4-13. Any of these inputs may be selected as a source to the digital mixers or signal-processing functions within the CS47L63 digital core.

Note that the outputs from other blocks within the digital core may also be selected as input to the digital mixers or signal-processing functions within the CS47L63 digital core. Those input sources, which are not shown in Fig. 4-13, are described separately throughout Section 4.3.

The hexadecimal numbers in Fig. 4-13 indicate the corresponding x\_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the input signal paths is configured by using the applicable IN\_RATE or ASP*n*\_RATE field—see Table 4-20. Note that sample-rate conversion is required when routing the input signal paths to any signal chain that is asynchronous or configured for a different sample rate.

DS1249F2 39



Silence (mute) (0x000) IN1L signal path (0x010) IN1R signal path (0x011) IN2L signal path (0x012) IN2R signal path (0x013) ASP1 RX1 (0x020) ASP1 RX2 (0x021) ASP1 RX3 (0x022) ASP1 RX4 (0x023) ASP1 RX5 (0x024) ASP1 RX6 (0x025) ASP1 RX7 (0x026) ASP1 RX8 (0x027) ASP2 RX1 (0x030) ASP2 RX2 (0x031) ASP2 RX3 (0x032) ASP2 RX4 (0x033)

Figure 4-13. Digital-Core Inputs

## 4.3.3 Digital-Core Output Mixers

The digital core supports two audio serial port (ASP) interfaces. The output paths associated with ASP1–ASP2 are shown in Fig. 4-14. The output paths associated with OUT1 are shown in Fig. 4-15. A four-input mixer is associated with each output. The four input sources are selectable in each case, and independent volume control is provided for each path.

The ASP1–ASP2 output mixer control fields (see Fig. 4-14) are located at addresses 0x8200 through 0x833C.The OUT1 output mixer control fields (see Fig. 4-15) are located at addresses 0x8100 through 0x810C. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x\_SRC*n* fields select the input sources for the respective mixers. Note that the selected input sources must be configured for the same sample rate as the mixer to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The sample rate for the output signal paths is configured using the applicable OUT\_RATE or ASP*n*\_RATE field—see Table 4-20. Note that sample-rate conversion is required when routing the output signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The OUT\_RATE or ASPn\_RATE fields must not be changed if any of the respective x\_SRCn fields is nonzero. The associated x\_SRCn fields must be cleared before writing new values to OUT\_RATE or ASPn\_RATE. A minimum delay of 125 µs must be allowed between clearing the x\_SRCn fields and writing to the associated OUT\_RATE or ASPn\_RATE fields. See Table 4-20 for details.

The OUT1 and ASP*n* output mixers provide full support for 32-bit data words—audio samples of up to 32 bits are supported by these functions. Note that other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the output mixer paths. If the frequency is too low, an attempt to enable an output mixer path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.






Figure 4-14. Digital-Core ASP Outputs




Figure 4-15. Digital-Core OUT1 Output

# 4.3.4 Five-Band Parametric Equalizer (EQ)

The digital core provides four EQ processing blocks as shown in Fig. 4-16. A four-input mixer is associated with each EQ. The four input sources are selectable in each case, and independent volume control is provided for each path. Each EQ block supports one output.

The EQ provides selective control of five frequency bands as follows:



- The low-frequency band (Band 1) filter can be configured as a peak filter or as a shelving filter. If configured as a shelving filter, it provides adjustable gain below the Band 1 cut-off frequency. As a peak filter, it provides adjustable gain within a defined frequency band that is centered on the Band 1 frequency.
- The midfrequency bands (Band 2–Band 4) filters are peak filters that provide adjustable gain around the respective center frequency.
- The high-frequency band (Band 5) filter is a shelving filter that provides adjustable gain above the Band 5 cut-off frequency.




Figure 4-16. Digital-Core EQ Blocks

The EQ1–EQ4 mixer control fields (see Fig. 4-16) are located at addresses 0x8B80 through 0x8BBC. The full list of digital-mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x\_SRC*n* fields select the input sources for the respective EQ processing blocks. Note that the selected input sources must be configured for the same sample rate as the EQ to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The hexadecimal numbers in Fig. 4-16 indicate the corresponding x\_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the EQ function is configured using FX\_RATE; see Table 4-20. Note that the EQ, DRC, and LHPF functions must be configured for the same sample rate. Sample-rate conversion is required when routing the EQ signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The FX\_RATE field must not be changed if any of the associated x\_SRC*n* fields is nonzero. The associated x\_SRC*n* fields must be cleared before writing a new value to FX\_RATE. A minimum delay of 125 µs must be allowed between clearing the x\_SRC*n* fields and writing to FX\_RATE. See Table 4-20 for details.

The cut-off or center frequencies for the five-band EQ are set by using the coefficients held in the registers identified in Table 4-10. These coefficients are derived using tools provided in Cirrus Logic's WISCE™ evaluation-board control software; please contact your Cirrus Logic representative for details.

 EQ
 Register Addresses

 EQ1
 0xA818-0xA850

 EQ2
 0xA85C-0xA894

 EQ3
 0xA8A0-0xA8D8

 EQ4
 0xA8E4-0xA91C

Table 4-10. EQ Coefficient Registers



The control registers associated with the EQ functions are described in Table 4-11.

Table 4-11. EQ Enable and Gain Control

Register Address	Bit	Label	Default	Description
R43012 (0xA804)	11:0	FX_STS[11:0]	0x00	LHPF, DRC, EQ Enable Status. Indicates the status of each respective
FX_STATUS				signal-processing function. Each bit is coded as follows:
				0 = Disabled
				1 = Enabled
				[11] = EQ4 [7] = DRC2 (Right) [3] = LHPF4
				[10] = EQ3 [6] = DRC2 (Left) [2] = LHPF3
				[9] = EQ2 [5] = DRC1 (Right) [1] = LHPF2
				[8] = EQ1 [4] = DRC1 (Left) [0] = LHPF1
R43016 (0xA808)	3	EQ4_EN	0	EQ4 Enable
EQ_CONTROL1				0 = Disabled, 1 = Enabled
	2	EQ3_EN	0	EQ3 Enable
				0 = Disabled, 1 = Enabled
	1	EQ2_EN	0	EQ2 Enable
				0 = Disabled, 1 = Enabled
	0	EQ1_EN	0	EQ1 Enable
				0 = Disabled, 1 = Enabled
R43020 (0xA80C)	3	EQ4_B1_MODE	0	EQ4 Band 1 Mode
EQ_CONTROL2				0 = Shelving filter, 1 = Peak filter
	2	EQ3_B1_MODE	0	EQ3 Band 1 Mode
				0 = Shelving filter, 1 = Peak filter
	1	EQ2_B1_MODE	0	EQ2 Band 1 Mode
				0 = Shelving filter, 1 = Peak filter
	0	EQ1_B1_MODE	0	EQ1 Band 1 Mode
				0 = Shelving filter
				1 = Peak filter
R43024 (0xA810)	28:24	EQ1_B4_GAIN[4:0]	0x0C	EQ1 Band <i>n</i> Gain (–12 dB to +12 dB in 1 dB steps)
EQ1_GAIN1	20:16	EQ1_B3_GAIN[4:0]	0x0C	0x00 = -12  dB $0x0C = 0  dB$ $0x18 = 12  dB$
	12:8	EQ1_B2_GAIN[4:0]	0x0C	0x01 = -11  dB (1 dB steps) All other codes are
	4:0	EQ1_B1_GAIN[4:0]	0x0C	(1 dB steps) 0x17 = 11 dB reserved
R43028 (0xA814)	4:0	EQ1_B5_GAIN[4:0]	0x0C	
EQ1_GAIN2				
R43032 (0xA818)	_	EQ1_*	_	EQ1 Frequency Coefficients. Refer to WISCE evaluation board control software for the derivation of these field values.
to				Software for the derivation of these field values.
R43088 (0xA850)				
R43092 (0xA854)	28:24	EQ2_B4_GAIN[4:0]	0x0C	EQ2 Band n Gain (-12 dB to +12 dB in 1 dB steps)
EQ2_GAIN1	20:16	EQ2_B3_GAIN[4:0]	0x0C	0x00 = -12  dB $0x0C = 0  dB$ $0x18 = 12  dB$
	12:8	EQ2_B2_GAIN[4:0]	0x0C	0x01 = -11 dB (1 dB steps) All other codes are
D (0000 (0 1000)	4:0	EQ2_B1_GAIN[4:0]		(1 dB steps) 0x17 = 11 dB reserved
R43096 (0xA858)	4:0	EQ2_B5_GAIN[4:0]	0x0C	
EQ2_GAIN2		F00 *		5005
R43100 (0xA85C)	_	EQ2_*	_	EQ2 Frequency Coefficients. Refer to WISCE evaluation board control software for the derivation of these field values.
to				Software for the derivation of these field values.
R43156 (0xA89C)	00.01	E00 B4 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0.00	
R43160 (0xA898)	28:24	EQ3_B4_GAIN[4:0]	0x0C	EQ3 Band <i>n</i> Gain (–12 dB to +12 dB in 1 dB steps)
EQ3_GAIN1	20:16	EQ3_B3_GAIN[4:0]	0x0C	0x00 = -12  dB $0x0C = 0  dB$ $0x18 = 12  dB$
	12:8	EQ3_B2_GAIN[4:0]	0x0C	0x01 = -11 dB (1 dB steps) All other codes are
D40404 (0. 1000)	4:0	EQ3_B1_GAIN[4:0]	0x0C	(1 dB steps) 0x17 = 11 dB reserved
R43164 (0xA89C) EQ3_GAIN2	4:0	EQ3_B5_GAIN[4:0]	0x0C	
R43168 (0xA8A0) to	_	EQ3_*	_	EQ3 Frequency Coefficients. Refer to WISCE evaluation board control software for the derivation of these field values.
R43224 (0xA8D8)				
ואדטבבד (טאאטטט)				



Table 4-11. EQ Enable and Gain Control (Con
---

Register Address	Bit	Label	Default	Description			
R43228 (0xA8DC)	28:24	EQ4_B4_GAIN[4:0]	0x0C	EQ4 Band n Gain (-12 dB to +12 dB in 1 dB steps)			
EQ4_GAIN1	20:16	EQ4_B3_GAIN[4:0]	0x0C	0x00 = -12 dB	0x0C = 0 dB	0x18 = 12 dB	
	12:8	EQ4_B2_GAIN[4:0]	0x0C	0x01 = -11 dB	(1 dB steps)	All other codes are	
	4:0	EQ4_B1_GAIN[4:0]	0x0C	(1 dB steps)	0x17 = 11 dB	reserved	
R43232 (0xA8E0)	4:0	EQ4_B5_GAIN[4:0]	0x0C				
EQ4_GAIN2							
R43236 (0xA8E4)	_	EQ4_*	_	EQ4 Frequency Coefficients. Refer to WISCE evaluation board control			
to				software for the deri	vation of these field value	es.	
R43292 (0xA91C)							

The CS47L63 automatically checks to confirm whether the SYSCLK frequency is high enough to support the commanded EQ and digital mixing functions. If an attempt is made to enable an EQ signal path, and there are insufficient SYSCLK cycles to support it, the attempt does not succeed. Note that any signal paths that are already active are not affected under such circumstances.

The FX\_STS field in register 0xA804 indicates the status of each EQ, DRC, and LHPF signal path. If an underclocked error condition occurs, this field can be used to indicate which EQ, DRC, or LHPF signal paths have been enabled.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

# 4.3.5 Dynamic Range Control (DRC)

The digital core provides two stereo DRC processing blocks, as shown in Fig. 4-17. A four-input mixer is associated with each DRC input channel. The input sources are selectable in each case, and independent volume control is provided for each path. The stereo DRC blocks support two outputs each.

The function of the DRC is to adjust the signal gain in conditions where the input amplitude is unknown or varies over a wide range, for example, when recording from microphones built into a handheld system or to restrict the dynamic range of an output signal path.

To improve intelligibility in the presence of loud impulsive noises, the DRC can apply compression and automatic level control to the signal path. It incorporates anticlip and quick-release features for handling transients.

The DRC also incorporates a noise-gate function that provides additional attenuation of very low-level input signals. This means that the signal path is quiet when no signal is present, giving an improvement in background noise level under these conditions.

A signal-detect function is provided within the DRC; this can be used to detect the presence of an audio signal and to trigger other events. The DRC provides inputs to the interrupt control circuit for this purpose.






Figure 4-17. Dynamic Range Control (DRC) Block

The DRC1 and DRC2 mixer control fields (see Fig. 4-17) are located at addresses 0x8C00 through 0x8C3C. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x SRCn fields select the input sources for the respective DRC processing blocks. Note that the selected input sources must be configured for the same sample rate as the DRC to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The hexadecimal numbers in Fig. 4-17 indicate the corresponding x\_SRCn setting for selection of that signal as an input to another digital-core function.

The sample rate for the DRC function is configured using FX RATE; see Table 4-20. Note that the EQ, DRC, and LHPF functions must all be configured for the same sample rate. Sample-rate conversion is required when routing the DRC signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The FX RATE field must not be changed if any of the associated x SRCn fields is nonzero. The associated x SRCn fields must be cleared before writing a new value to FX RATE. A minimum delay of 125 µs must be allowed between clearing the x SRCn fields and writing to FX RATE. See Table 4-20 for details.



The DRC functions are enabled using the control bits described in Table 4-12.

Register Address	Bit	Label	Default	Description
R43776 (0xAB00)	1	DRC1L_EN	0	DRC1 (left) enable
DRC1_CONTROL1				0 = Disabled, 1 = Enabled
	0	DRC1R_EN	0	DRC1 (right) enable
				0 = Disabled, 1 = Enabled
R43796 (0xAB14)	1	DRC2L_EN	0	DRC2 (left) enable
DRC2_CONTROL1				0 = Disabled, 1 = Enabled
	0	DRC2R_EN	0	DRC2 (right) enable
				0 = Disabled, 1 = Fnabled

Table 4-12. DRC Enable

The following description of the DRC is applicable to each DRC. The associated control fields are described in Table 4-14 and Table 4-15 for DRC1 and DRC2 respectively.

### 4.3.5.1 DRC Compression, Expansion, and Limiting

The DRC supports two different compression regions, separated by a knee at a specific input amplitude (shown as Knee 1 in Fig. 4-18). In the region above the knee, the compression slope DRC*n*\_HI\_COMP applies; in the region below the knee, the compression slope DRC*n*\_LO\_COMP applies. Note that *n* identifies the applicable DRC 1 or 2.

The DRC also supports a noise-gate region, where low-level input signals are heavily attenuated. This function can be enabled or disabled according to the application requirements. The DRC response in this region is defined by the expansion slope DRC*n* NG EXP.

For additional attenuation of signals in the noise-gate region, an additional knee can be defined (shown as Knee 2 in Fig. 4-18). If this knee is enabled, there is an infinitely steep drop-off in the DRC response pattern between the DRC*n*\_LO\_COMP and DRC*n*\_NG\_EXP regions.

The overall DRC compression characteristic in steady state (i.e., where the input amplitude is near constant) is shown in Fig. 4-18.




Figure 4-18. DRC Response Characteristic



The slope of the DRC response is determined by DRC*n\_Hl\_COMP* and DRC*n\_LO\_COMP*. A slope of 1 indicates constant gain in this region. A slope less than 1 represents compression (i.e., a change in input amplitude produces only a smaller change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input amplitudes; this is infinite compression.

If the noise gate is enabled, the DRC response in this region is determined by DRC*n\_NG\_EXP*. A slope of 1 indicates constant gain in this region. A slope greater than 1 represents expansion (i.e., a change in input amplitude produces a larger change in output amplitude).

If the DRC*n\_*KNEE2\_OP knee is enabled (Knee 2 in Fig. 4-18), this introduces the vertical line in the response pattern shown, resulting in infinitely steep attenuation at this point in the response.

The DRC parameters are listed in Table 4-13.

Parameters	Parameter	Description			
1	DRCn_KNEE1_IP	Input level at Knee 1 (dB)			
2	DRCn_KNEE1_OP	Output level at Knee 1 (dB)			
3	DRCn_HI_COMP	Compression ratio above Knee 1			
4	DRCn_LO_COMP	Compression ratio below Knee 1			
5	DRCn_KNEE2_IP	Input level at Knee 2 (dB)			
6	DRCn_NG_EXP	Expansion ratio below Knee 2			
7	DRCn KNEE2 OP	Output level at Knee 2 (dB)			

Table 4-13. DRC Response Parameters

The noise gate is enabled by setting DRC*n*\_NG\_EN. When the noise gate is not enabled, Parameters 5–7 (see Table 4-13) are ignored, and the DRC*n*\_LO\_COMP slope applies to all input signal levels below Knee 1.

The DRCn\_KNEE2\_OP knee is enabled by setting DRCn\_KNEE2\_OP\_EN. If this bit is not set, Parameter 7 is ignored and the Knee 2 position always coincides with the low end of the DRCn\_LO\_COMP region.

The Knee 1 point in Fig. 4-18 is determined by DRCn KNEE1 IP and DRCn KNEE1 OP.

Parameter Y0, the output level for a 0 dB input, is not specified directly but can be calculated from the other parameters using Eq. 4-1.

 $Y0 = DRCn_KNEE1_OP - (DRCn_KNEE1_IP \times DRCn_HI_COMP)$ 

**Equation 4-1. DRC Compression Calculation** 

#### 4.3.5.2 Gain Limits

The minimum and maximum gain applied by the DRC is set by DRC*n*\_MINGAIN, DRC*n*\_MAXGAIN, and DRC*n*\_NG\_MINGAIN. These limits can be used to alter the DRC response from that shown in Fig. 4-18. If the range between maximum and minimum gain is reduced, the extent of the dynamic range control is reduced.

The minimum gain in the compression regions of the DRC response is set by DRC*n*\_MINGAIN. The minimum gain in the noise-gate region is set by DRC*n*\_NG\_MINGAIN. The minimum gain limit prevents excessive attenuation of the signal path.

The maximum gain limit set by DRCn\_MAXGAIN prevents quiet signals (or silence) from being excessively amplified.

### 4.3.5.3 Dynamic Characteristics

The dynamic behavior determines how quickly the DRC responds to changing signal levels. Note that the DRC responds to the average (RMS) signal amplitude over a period of time.

The DRC*n*\_ATK determines how quickly the DRC gain decreases when the signal amplitude is high. The DRC*n*\_DCY determines how quickly the DRC gain increases when the signal amplitude is low.

These fields are described in Table 4-14 and Table 4-15. The register defaults are suitable for general-purpose microphone use.



### 4.3.5.4 Anticlip Control

The DRC includes an anticlip function to avoid signal clipping when the input amplitude rises very quickly. This function uses a feed-forward technique for early detection of a rising signal level. Signal clipping is avoided by dynamically increasing the gain attack rate when required.

The anticlip function is enabled using the DRC*n*\_ANTICLIP bit. Note that the feed-forward processing increases the latency in the input signal path.

The anticlip feature operates entirely in the digital domain; it cannot be used to prevent signal clipping in the analog domain nor in the source signal. Analog clipping can only be prevented by reducing the analog signal gain or by adjusting the source signal.

It is recommended to disable the anticlip function if the guick-release function (see Section 4.3.5.5) is enabled.

#### 4.3.5.5 Quick Release Control

The DRC includes a quick-release function to handle short transient peaks that are not related to the intended source signal. For example, in handheld microphone recording, transient signal peaks sometimes occur due to user handling, key presses or accidental tapping against the microphone. The quick-release function ensures that these transients do not cause the intended signal to be masked by the longer time constant of DRC*n*\_DCY.

The quick-release function is enabled by setting the DRC*n*\_QR bit. When this bit is enabled, the DRC measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a transient peak that may not be related to the intended source signal. If the crest factor exceeds the level set by DRC*n*\_QR\_THR, the normal decay rate (DRC*n*\_DCY) is ignored and a faster decay rate (DRC*n*\_QR\_DCY) is used instead.

It is recommended to disable the quick-release function if the anticlip function (see Section 4.3.5.4) is enabled.

# 4.3.5.6 Signal Activity Detect

The DRC incorporates a configurable signal-detect function, allowing the signal level at the DRC input to be monitored and to be used to trigger other events. This can be used to detect the presence of a signal on a microphone-input channel, or to detect a signal received over the audio serial ports.

The DRC signal-detect function is enabled by setting DRC*n\_*SIG\_DET. Note that the respective DRC*n* must also be enabled. The detection threshold is either a peak level (crest factor) or an RMS level, depending on DRC*n\_*SIG\_DET\_MODE. When peak level is selected, the threshold is determined by DRC*n\_*SIG\_DET\_PK, which defines the applicable crest factor (peak-to-RMS ratio) threshold. If RMS level is selected, the threshold is set using DRC*n\_*SIG\_DET\_RMS.

The DRC signal-detect function is an input to the interrupt control circuit and can be used to trigger an interrupt event—see Section 4.11.

#### 4.3.5.7 DRC Register Controls

The DRC1 control registers are described in Table 4-14.

Table 4-14. DRC1 Control Registers

Register Address	Bit	Label	Default	Description				
R43012 (0xA804) FX STATUS	11:0	FX_STS[11:0]	0x00	LHPF, DRC, EQ enable status. Indicates the status of each respective signal-processing function. Each bit is coded as follows:				
				0 = Disabled				
				1 = Enabled				
				[11] = EQ4	[7] = DRC2 (Right)	[3] = LHPF4		
				[10] = EQ3	[6] = DRC2 (Left)	[2] = LHPF3		
				[9] = EQ2	[5] = DRC1 (Right)	[1] = LHPF2		
				[8] = EQ1	[4] = DRC1 (Left)	[0] = LHPF1		



# Table 4-14. DRC1 Control Registers (Cont.)

Register Address	Bit	Label	Default		Description			
R43780 (0xAB04)	31:28	DRC1_ATK[3:0]	0100	DRC1 Gain attack rate (se	econds/6 dB)			
DRC1_CONTROL2				0000 = Reserved	0101 = 2.9 ms	1010 = 92.8 ms		
				0001 = 181 μs	0110 = 5.8 ms	1011 = 185.6 ms		
				0010 = 363 μs	0111 = 11.6 ms	1100 to 1111 = Reserved		
				0011 = 726 μs	1000 = 23.2 ms			
				0100 = 1.45 ms	1001 = 46.4 ms			
	27:24	DRC1_DCY[3:0]	1001	DRC1 Gain decay rate (se	econds/6 dB)			
				0000 = 1.45 ms	0101 = 46.5 ms	1010 = 1.49 s		
				0001 = 2.9 ms	0110 = 93 ms	1011 = 2.97 s		
				0010 = 5.8 ms	0111 = 186 ms	1100 to 1111 = Reserved		
				0011 = 11.6 ms	1000 = 372 ms			
				0100 = 23.25 ms	1001 = 743 ms			
	20:18	DRC1_	100	DRC1 Minimum gain to att	tenuate audio signals			
		MINGAIN[2:0]		000 = 0  dB	011 = -24 dB	11X = Reserved		
				001 = -12 dB	100 = -36  dB			
				010 = -18 dB	101 = Reserved			
	17:16	DRC1_	11	DRC1 Maximum gain to boost audio signals (dB)				
		MAXGAIN[1:0]		00 = 12 dB	10 = 24 dB			
				01 = 18 dB	11 = 36 dB			
	15:11	DRC1_SIG_ DET_RMS[4:0]	0x00	<ul> <li>DRC1 Signal-Detect RMS Threshold. RMS signal level for signal-detect to be indicated when DRC1_SIG_DET_MODE = 1.</li> </ul>				
				0x00 = -30  dB	(1.5 dB steps)	0x1F = -76.5 dB		
				0x01 = -31.5 dB	0x1E = -75 dB			
	10:9	DRC1_SIG_ DET_PK[1:0]	00	DRC1 Signal-Detect Peak Threshold. This is the Peak/RMS ratio, or Crest level for signal-detect to be indicated when DRC1_SIG_DET_MODE = 0.				
				00 = 12 dB	10 = 24 dB			
				01 = 18 dB	11 = 30 dB			
	8	DRC1_NG_EN	0	DRC1 Noise-Gate Enable				
				0 = Disabled, 1 = Enabled				
	7	DRC1_SIG_	0	DRC1 Signal-Detect Mode	)			
		DET_MODE		0 = Peak threshold mode,	1 = RMS threshold mode			
	6	DRC1_SIG_DET	0	DRC1 Signal-Detect Enab	le			
				0 = Disabled, 1 = Enabled				
	5	DRC1_KNEE2_	0	DRC1 KNEE2_OP Enable	)			
		OP_EN		0 = Disabled, 1 = Enabled				
	4	DRC1_QR	1	DRC1 Quick-release Enab				
				0 = Disabled, 1 = Enabled				
	3	DRC1_ANTICLIP	1	DRC1 Anticlip Enable	<u> </u>			
				0 = Disabled, 1 = Enabled				



# Table 4-14. DRC1 Control Registers (Cont.)

Register Address	Bit	Label	Default		Description	
R43784 (0xAB08)	15:12	DRC1_NG_	0000	DRC1 Minimum gain to att	enuate audio signals when t	he Noise Gate is active.
DRC1_CONTROL3		MINGAIN[3:0]		0000 = -36  dB	0101 = -6  dB	1010 = 24 dB
				0001 = -30  dB	0110 = 0 dB	1011 = 30 dB
				0010 = -24 dB	0111 = 6 dB	1100 = 36 dB
				0011 = -18 dB	1000 = 12 dB	1101 to 1111 = Reserved
				0100 = -12 dB	1001 = 18 dB	
	11:10	DRC1_NG_	00	DRC1 Noise-Gate slope		
		EXP[1:0]		00 = 1 (no expansion)	10 = 4	
				01 = 2	11 = 8	
	9:8	DRC1_QR_	00	DRC1 Quick-release thresh	nold (crest factor in dB)	
		THR[1:0]		00 = 12 dB	10 = 24 dB	
				01 = 18 dB	11 = 30 dB	
	7:6	DRC1_QR_	00	DRC1 Quick-release decay	/ rate (seconds/6 dB)	
		DCY[1:0]		00 = 0.725 ms	10 = 5.8 ms	
				01 = 1.45 ms	11 = Reserved	
	5:3	DRC1_HI_	011	DRC1 Compressor slope (	• ,	
		COMP[2:0]		000 = 1 (no compression)	011 = 1/8	11X = Reserved
				001 = 1/2	100 = 1/16	
				010 = 1/4	101 = 0	
	2:0	DRC1_LO_	000	DRC1 Compressor slope (	lower region)	
		COMP[2:0]		000 = 1 (no compression)		11X = Reserved
				001 = 1/2	100 = 0	
				010 = 1/4	101 = Reserved	
R43788 (0xAB0C)	28:24	DRC1_KNEE2_	0x00	, -	the noise-gate threshold (Kr	•
DRC1_CONTROL4		IP[4:0]		0x00 = -36  dB	0x02 = -39  dB	0x1E = -81 dB
				0x01 = -37.5  dB	(-1.5 dB steps)	0x1F = -82.5 dB
				Applicable if DRC1_NG_EI		
	20:16	DRC1_KNEE2_	0x00		noise-gate threshold (Knee	2).
		OP[4:0]		0x00 = -30  dB	0x02 = -33  dB	0x1E = -75 dB
				0x01 = -31.5  dB	(-1.5 dB steps)	0x1F = -76.5 dB
				Applicable only if DRC1_K		
	13:8	DRC1_KNEE1_	0x00		the compressor knee (Knee	1).
		IP[5:0]		0x00 = 0 dB	0x02 = -1.5 dB	0x3C = -45  dB
				0x01 = -0.75  dB	(-0.75 dB steps)	0x3D-0x3F = Reserved
	4:0	DRC1_KNEE1_	0x00		compressor knee (Knee 1).	
		OP[4:0]		0x00 = 0 dB	0x02 = -1.5  dB	0x1E = -22.5 dB
				0x01 = -0.75  dB	(-0.75 dB steps)	0x1F = Reserved

The DRC2 control registers are described in Table 4-15.

Table 4-15. DRC2 Control Registers

Register Address	Bit	Label	Default	Description					
R43012 (0xA804)	15:4	FX_STS[11:0]	0x00	LHPF, DRC, EQ En	LHPF, DRC, EQ Enable Status. Indicates the status of each respective				
FX STATUS				signal-processing function. Each bit is coded as follows:					
_				0 = Disabled					
				1 = Enabled					
				[11] = EQ4	[7] = DRC2 (Right)	[3] = LHPF4			
				[10] = EQ3	[6] = DRC2 (Left)	[2] = LHPF3			
				[9] = EQ2	[5] = DRC1 (Right)	[1] = LHPF2			
				[8] = EQ1	[4] = DRC1 (Left)	[0] = LHPF1			



# Table 4-15. DRC2 Control Registers (Cont.)

Register Address	Bit	Label	Default		Description			
R43800 (0xAB18)	31:28	DRC2_ATK[3:0]	0100	DRC2 Gain attack rate (s	seconds/6 dB)			
DRC2_CONTROL2				0000 = Reserved	0101 = 2.9 ms	1010 = 92.8 ms		
				0001 = 181 μs	0110 = 5.8 ms	1011 = 185.6 ms		
				0010 = 363 μs	0111 = 11.6 ms	1100 to 1111 = Reserved		
				0011 = 726 μs	1000 = 23.2  ms			
				0100 = 1.45 ms	1001 = 46.4 ms			
	27:24	DRC2_DCY[3:0]	1001	DRC2 Gain decay rate (s	seconds/6 dB)			
				0000 = 1.45 ms	0101 = 46.5 ms	1010 = 1.49 s		
				0001 = 2.9 ms	0110 = 93 ms	1011 = 2.97 s		
				0010 = 5.8 ms	0111 = 186 ms	1100 to 1111 = Reserved		
				0011 = 11.6 ms	1000 = 372 ms			
				0100 = 23.25 ms	1001 = 743 ms			
	20:18	DRC2_	100	DRC2 Minimum gain to a	attenuate audio signals			
		MINGAIN[2:0]		000 = 0  dB	011 = -24  dB	11X = Reserved		
				001 = -12 dB (default)	100 = -36  dB			
				010 = -18 dB	101 = Reserved			
	17:16	DRC2_	11	DRC2 Maximum gain to boost audio signals (dB)				
		MAXGAIN[1:0]		00 = 12 dB	10 = 24 dB			
				01 = 18 dB	11 = 36 dB			
	15:11	DRC2_SIG_ DET_RMS[4:0]	0x00	DRC2 Signal-Detect RMS Threshold. This is the RMS signal level for signal-detect to be indicated when DRC2_SIG_DET_MODE = 1.				
				0x00 = -30  dB	(1.5 dB steps)	0x1E = -75 dB		
				0x01 = -31.5 dB		0x1F = -76.5 dB		
	10:9	DRC2_SIG_	00			atio, or Crest Factor, level for		
		DET_PK[1:0]		_	ted when DRC2_SIG_DE	T_MODE = 0.		
				00 = 12 dB	10 = 24 dB			
				01 = 18 dB	11 = 30 dB			
	8	DRC2_NG_EN	0	DRC2 Noise-Gate Enable	e			
				0 = Disabled, 1 = Enable				
	7	DRC2_SIG_	0	DRC2 Signal-Detect Mod				
		DET_MODE			e, 1 = RMS threshold mode	е		
	6	DRC2_SIG_DET	0	DRC2 Signal-Detect Enable				
				0 = Disabled, 1 = Enabled				
	5	DRC2_KNEE2_	0	DRC2 KNEE2_OP Enabl				
		OP_EN		0 = Disabled, 1 = Enable				
	4	DRC2_QR	1	DRC2 Quick-release Ena				
				0 = Disabled, 1 = Enable	d			
	3	DRC2_ANTICLIP	1	DRC2 Anticlip Enable				
				0 = Disabled, 1 = Enable	d			



Table 4-15. DRC2 Control Registers (Cont.)

Register Address	Bit	Label	Default		Description		
R43808 (0xAB1C)	15:12	DRC2_NG_	0000	DRC2 Minimum gain to att	enuate audio signals when t	the Noise Gate is active.	
DRC2_CONTROL3		MINGAIN[3:0]		0000 = -36  dB	0101 = -6  dB	1010 = 24 dB	
				0001 = -30 dB	0110 = 0 dB	1011 = 30 dB	
				0010 = -24 dB	0111 = 6 dB	1100 = 36 dB	
				0011 = -18 dB	1000 = 12 dB	1101 to 1111 = Reserved	
				0100 = -12 dB	1001 = 18 dB		
	11:10	DRC2_NG_	00	DRC2 Noise-Gate slope			
		EXP[1:0]		00 = 1 (no expansion)	10 = 4		
				01 = 2	11 = 8		
	9:8	DRC2_QR_	00	DRC2 Quick-release thres	hold (crest factor in dB)		
		THR[1:0]		00 = 12 dB	10 = 24 dB		
				01 = 18 dB	11 = 30 dB		
	7:6	DRC2_QR_	00	DRC2 Quick-release decay	y rate (seconds/6 dB)		
		DCY[1:0]		00 = 0.725 ms	10 = 5.8 ms		
				01 = 1.45 ms	11 = Reserved		
	5:3	DRC2_HI_	011	DRC2 Compressor slope (	upper region)		
		COMP[2:0]		000 = 1 (no compression)	011 = 1/8	11X = Reserved	
				001 = 1/2	100 = 1/16		
				010 = 1/4	101 = 0		
	2:0	DRC2_LO_	000	DRC2 Compressor slope (	lower region)		
		COMP[2:0]		000 = 1 (no compression)	011 = 1/8	11X = Reserved	
				001 = 1/2	100 = 0		
				010 = 1/4	101 = Reserved		
R43808 (0xAB20)	28:24	DRC2_KNEE2_	0x00	DRC2 Input signal level at	the noise-gate threshold (Ki	nee 2).	
DRC2_CONTROL4		IP[4:0]		0x00 = -36  dB	0x02 = -39  dB	0x1E = -81 dB	
				0x01 = -37.5  dB	(-1.5 dB steps)	0x1F = -82.5 dB	
				Applicable only if DRC2_N			
	20:16	DRC2_KNEE2_	0x00	DRC2 Output signal at the	noise-gate threshold (Knee	2).	
		OP[4:0]		0x00 = -30  dB	0x02 = -33  dB	0x1E = -75 dB	
				0x01 = -31.5 dB	(-1.5 dB steps)	0x1F = -76.5 dB	
				Applicable only if DRC2_KNEE2_OP_EN = 1.			
	13:8	DRC2_KNEE1_	0x00	DRC2 Input signal level at	the compressor knee (Knee	÷ 1).	
		IP[5:0]		0x00 = 0 dB	0x02 = -1.5 dB	0x3C = -45 dB	
				0x01 = -0.75  dB	(-0.75 dB steps)	0x3D-0x3F = Reserved	
	4:0	DRC2_KNEE1_	0x00	DRC2 Output signal at the	compressor knee (Knee 1).		
		OP[4:0]		0x00 = 0 dB	0x02 = -1.5 dB	0x1E = -22.5 dB	
				0x01 = -0.75  dB	(-0.75 dB steps)	0x1F = Reserved	

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded DRC and digital mixing functions. If the frequency is too low, an attempt to enable a DRC signal path fails. Note that active signal paths are not affected under such circumstances.

The FX\_STS field in register 0xA804 indicates the status of each EQ, DRC, and LHPF signal path. If an underclocked error condition occurs, this field can be used to indicate which EQ, DRC, or LHPF signal paths have been enabled.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

#### 4.3.6 Low-/High-Pass Digital Filter (LHPF)

The digital core provides four LHPF processing blocks as shown in Fig. 4-19. A four-input mixer is associated with each filter. The four input sources are selectable in each case, and independent volume control is provided for each path. Each LHPF block supports one output.

The LHPF block can be used to remove unwanted out-of-band noise from a signal path. Each filter can be configured either as a low-pass filter (LPF) or a high-pass filter (HPF).






Figure 4-19. Digital-Core LPF/HPF Blocks

The LHPF1–LHPF4 mixer control fields (see Fig. 4-19), are located at addresses 0x8C80 through 0x8CBC. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x\_SRC*n* fields select the input sources for the respective LHPF processing blocks. Note that the selected input sources must be configured for the same sample rate as the LHPF to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The hexadecimal numbers in Fig. 4-19 indicate the corresponding x\_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the LHPF function is configured using FX\_RATE; see Table 4-20. Note that the EQ, DRC, and LHPF functions must all be configured for the same sample rate. Sample-rate conversion is required when routing the LHPF signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The FX\_RATE field must not be changed if any of the associated x\_SRC*n* fields is nonzero. The associated x\_SRC*n* fields must be cleared before writing a new value to FX\_RATE. A minimum delay of 125 µs must be allowed between clearing the x\_SRC*n* fields and writing to FX\_RATE. See Table 4-20 for details.

The control registers associated with the LHPF functions are described in Table 4-16.

The cut-off frequencies for the LHPF blocks are set by using the coefficients held in registers 0xAA38, 0xAA3C, 0xAA40, and 0xAA44 for LHPF1, LHPF2, LHPF3 and LHPF4 respectively. These coefficients are derived using tools provided in Cirrus Logic's WISCE evaluation board control software; please contact your Cirrus Logic representative for details.

Register Address Bit Label Default Description R43012 (0xA804) 11:0 FX STS[11:0] 0x00 LHPF, DRC, EQ Enable Status. Indicates the status of the respective signal-processing functions. Each bit is coded as follows: **FX STATUS** 0 = Disabled 1 = Enabled [11] = EQ4[7] = DRC2 (Right) [3] = LHPF4 [10] = EQ3[6] = DRC2 (Left) [2] = LHPF3[9] = EQ2[5] = DRC1 (Right) [1] = LHPF2 [8] = EQ1[4] = DRC1 (Left) [0] = LHPF1

Table 4-16. Low-Pass Filter/High-Pass Filter



Register Address	Bit	Label	Default	Description
R43568 (0xAA30)	3	LHPF4_EN	0	Low-/High-Pass Filter 4 Enable
LHPF_CONTROL1				0 = Disabled, 1 = Enabled
	2	LHPF3_EN	0	Low-/High-Pass Filter 3 Enable
				0 = Disabled, 1 = Enabled
	1	LHPF2_EN	0	Low-/High-Pass Filter 2 Enable
				0 = Disabled, 1 = Enabled
	0	LHPF1_EN	0	Low-/High-Pass Filter 1 Enable
				0 = Disabled, 1 = Enabled
R43572 (0xAA34)	3	LHPF4_MODE	0	Low-/High-Pass Filter 4 Mode
LHPF_CONTROL2				0 = Low Pass, 1 = High Pass
	2	LHPF3_MODE	0	Low-/High-Pass Filter 3 Mode
				0 = Low Pass, 1 = High Pass
	1	LHPF2_MODE	0	Low-/High-Pass Filter 2 Mode
				0 = Low Pass, 1 = High Pass
	0	LHPF1_MODE	0	Low-/High-Pass Filter 1 Mode
				0 = Low Pass, 1 = High Pass
R43576 (0xAA38)	15:0	LHPF1_COEFF[15:0]	0x0000	Low-/High-Pass Filter 1 Frequency Coefficient
LHPF1_COEFF				Refer to WISCE evaluation board control software for the derivation of this field value.
R43580 (0xAA3C)	15:0	LHPF2_COEFF[15:0]	0x0000	Low-/High-Pass Filter 2 Frequency Coefficient
LHPF2_COEFF				Refer to WISCE evaluation board control software for the derivation of this field value.
R43584 (0xAA40)	15:0	LHPF3_COEFF[15:0]	0x0000	Low-/High-Pass Filter 3 Frequency Coefficient
LHPF3_COEFF				Refer to WISCE evaluation board control software for the derivation of this field value.
R43588 (0xAA44)	15:0	LHPF4_COEFF[15:0]	0x0000	Low-/High-Pass Filter 4 Frequency Coefficient
LHPF4_COEFF				Refer to WISCE evaluation board control software for the derivation of this field value.

The CS47L63 performs automatic checks to confirm whether the SYSCLK frequency is high enough to support the commanded LHPF and digital mixing functions. If the frequency is too low, an attempt to enable an LHPF signal path fails. Note that active signal paths are not affected under such circumstances.

The FX\_STS field in register 0xA804 indicates the status of each EQ, DRC, and LHPF signal path. If an underclocked error condition occurs, this field can be used to indicate which EQ, DRC, or LHPF signal paths have been enabled.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

### 4.3.7 Digital-Core DSP

The digital core provides a programmable DSP processing block as shown in Fig. 4-20. The DSP supports eight input channels. A four-input mixer is associated with each DSP input channel, providing further expansion of the input paths. The input sources are fully selectable, and independent volume controls are provided. The DSP block supports eight outputs.

The functionality of the DSP processing block is not fixed; application-specific algorithms can be implemented according to different customer requirements. The procedure for configuring the CS47L63 DSP functions is tailored to each customer's application; please contact your Cirrus Logic representative for details.

For details of the DSP firmware requirements relating to clocking, register access, and code execution, refer to Section 4.4.






Figure 4-20. Digital-Core DSP Block

The DSP1 mixer input control fields (see Fig. 4-20) are located at addresses 0x9000 through 0x907C. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x\_SRC*n* fields select the input sources for the DSP processing block. Note that the selected input sources must be configured for the same sample rate as the DSP. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The hexadecimal numbers in Fig. 4-20 indicate the corresponding x\_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for each DSP input channel is configured using DSP1\_RX*m*\_RATE. The sample rate for each DSP output channel is configured using DSP1\_TX*m*\_RATE. See Table 4-20 for a definition of these fields. Sample-rate conversion is required when routing the DSP signal paths to any signal chain that is configured for a different sample rate.

The DSP1\_RXm\_RATE fields must not be changed if any of the respective x\_SRCn fields is nonzero. The associated x\_SRCn fields must be cleared before writing new values to DSP1\_RXm\_RATE. A minimum delay of 125  $\mu$ s must be allowed between clearing the x\_SRCn fields and writing to the DSP1\_RXm\_RATE field. See Table 4-20 for details.

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the required DSP mixing functions. If the frequency is too low, an attempt to enable a DSP mixer path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

#### 4.3.8 Tone Generator

The CS47L63 incorporates a tone generator that can be used for beep functions through any of the audio signal paths. The tone generator provides two 1 kHz outputs, with configurable phase relationship, offering flexibility to create differential signals or test scenarios.






Figure 4-21. Digital-Core Tone Generator

The tone generator outputs can be selected as input to any of the digital mixers or signal-processing functions within the CS47L63 digital core. The hexadecimal numbers in Fig. 4-21 indicate the corresponding x\_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the tone generator is configured using TONE\_RATE. See Table 4-20. Note that sample-rate conversion is required when routing the tone generator outputs to any signal chain that is asynchronous or configured for a different sample rate.

The tone generator outputs are enabled by setting the TONE1\_EN and TONE2\_EN bits as described in Table 4-17. The phase relationship is configured using TONE OFFSET.

The tone generator outputs can also provide a configurable DC signal level, for use as a test signal. The DC output is selected using the TONE*n*\_OVD bits, and the DC signal amplitude is configured using the TONE*n*\_LVL fields, as described in Table 4-17.

Register Address	Bit	Label	Default	Description
R45056 (0xB000) TONE	9:8	TONE_ OFFSET[1:0]	00	Tone Generator Phase Offset. Sets the phase of Tone Generator 2 relative to Tone Generator 1
GENERATOR1				00 = 0° (in phase)
				01 = 90° ahead
				10 = 180° ahead
				11 = 270° ahead
	5	TONE2_OVD	0	Tone Generator 2 Override
				0 = Disabled (1 kHz tone output)
				1 = Enabled (DC signal output)
				The DC signal level, when selected, is configured using TONE2_LVL[23:0]
	4	TONE1_OVD	0	Tone Generator 1 Override
				0 = Disabled (1 kHz tone output)
				1 = Enabled (DC signal output)
				The DC signal level, when selected, is configured using TONE1_LVL[23:0]
	1	TONE2_EN	0	Tone Generator 2 Enable
				0 = Disabled
				1 = Enabled
	0	TONE1_EN	0	Tone Generator 1 Enable
				0 = Disabled
				1 = Enabled
R45060 (0xB004)	23:0	TONE1_LVL[23:0]	0x10_0000	Tone Generator 1 DC output level
TONE_ GENERATOR2				TONE1_LVL[23:0] is coded as 2's complement—bits [23:20] contain the integer portion, bits [19:0] contain the fractional portion. The digital core 0 dBFS level corresponds to 0x10_0000 (+1) or 0xF0_0000 (-1).
R45064 (0xB008)	23:0	TONE2_LVL[23:0]	0x10_0000	Tone Generator 2 DC output level
TONE_ GENERATOR3				TONE2_LVL[23:0] is coded as 2's complement—bits [23:20] contain the integer portion, bits [19:0] contain the fractional portion. The digital core 0 dBFS level corresponds to 0x10_0000 (+1) or 0xF0_0000 (-1).

Table 4-17. Tone Generator Control



#### 4.3.9 Noise Generator

The CS47L63 incorporates a white-noise generator that can be routed within the digital core. The main purpose of the noise generator is to provide comfort noise in cases where silence (digital mute) is not desirable.




Figure 4-22. Digital-Core Noise Generator

The noise generator can be selected as input to any of the digital mixers or signal-processing functions within the CS47L63 digital core. The hexadecimal number (0x00C) in Fig. 4-22 indicates the corresponding x\_SRC*n* setting for selection of the noise generator as an input to another digital-core function.

The sample rate for the noise generator is configured using NOISE\_GEN\_RATE. See Table 4-20. Note that sample-rate conversion is required when routing the noise generator output to any signal chain that is asynchronous or configured for a different sample rate.

The noise generator is enabled by setting NOISE\_GEN\_EN, described in Table 4-18. The signal level is configured using NOISE\_GEN\_GAIN.

Register Address	Bit	Label	Default		Description	
R46080 (0xB400)	5	NOISE_GEN_EN	0	Noise Generator Enab	ole	
Comfort_Noise_				0 = Disabled		
Generator				1 = Enabled		
	4:0	NOISE_GEN_	0x00	Noise generator signa	l level	
		GAIN[4:0]		0x00 = -114  dBFS	(6 dB steps)	All other codes are
				0x01 = -108  dBFS	0x12 = -6 dBFS	reserved
				0x02 = -102  dBFS	0x13 = 0 dBFS	

Table 4-18. Noise Generator Control

### 4.3.10 PWM Generator

The CS47L63 incorporates two PWM signal generators as shown in Fig. 4-23. The duty cycle of each PWM signal can be modulated by an audio source, or can be set to a fixed value using a control register setting.

A four-input mixer is associated with each PWM generator. The four input sources are selectable in each case, and independent volume control is provided for each path.

PWM signal generators can be output directly on a GPIO pin. See Section 4.12 to configure a GPIO pin for this function.

Note that the PWM signal generators cannot be selected as input to the digital mixers or signal-processing functions within the CS47L63 digital core.






Figure 4-23. Digital-Core PWM Generator

The PWM1 and PWM2 mixer control fields (see Fig. 4-23) are located at addresses 0x8080 through 0x809C. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x\_SRC*n* fields select the input sources for the respective mixers. Note that the selected input sources must be configured for the same sample rate as the mixer to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The PWM sample rate (cycle time) is configured using PWM\_RATE. See Table 4-20. Note that sample-rate conversion is required when linking the PWM generators to any signal chain that is asynchronous or configured for a different sample rate.

The PWM\_RATE field must not be changed if any of the associated x\_SRC*n* fields is nonzero. The associated x\_SRC*n* fields must be cleared before writing a new value to PWM\_RATE. A minimum delay of 125 µs must be allowed between clearing the x\_SRC*n* fields and writing to PWM\_RATE. See Table 4-20 for details.

The PWM generators are enabled by setting PWM1 EN and PWM2 EN, respectively, as described in Table 4-19.

Under default conditions (PWMn\_OVD = 0), the duty cycle of the PWM generators is controlled by an audio signal path; a 4-input mixer is associated with each PWM generator, as shown in Fig. 4-23.

When the PWMn\_OVD bit is set, the duty cycle of the respective PWM generator is set to a fixed ratio; in this case, the duty cycle ratio is configurable using the PWMn\_LVL fields.

The PWM generator clock frequency is selected using PWM\_CLK\_SEL. For best performance, the highest available setting should be used. Note that the PWM generator clock must not be set to a higher frequency than SYSCLK (if PWM\_RATE < 0x8) or ASYNCCLK (if PWM\_RATE ≥ 0x8).



#### Table 4-19. PWM Generator Control

Register Address	Bit	Label	Default	Description
R49152 (0xC000)	10:8	PWM_CLK_	000	PWM Clock Select
PWM_Drive_1		SEL[2:0]		000 = 6.144 MHz (5.6448 MHz)
				001 = 12.288 MHz (11.2896 MHz)
				010 = 24.576 MHz (22.5792 MHz)
				All other codes are reserved.
				The frequencies in brackets apply for 44.1 kHz–related sample rates only.
				PWM_CLK_SEL controls the resolution of the PWM generator; higher settings correspond to higher resolution.
				The PWM clock frequency must be less than or equal to SYSCLK (if PWM_RATE < 0x8) or ASYNCCLK (if PWM_RATE ≥ 0x8).
	5	PWM2_OVD	0	PWM2 Generator Override
				0 = Disabled (PWM duty cycle is controlled by audio source)
				1 = Enabled (PWM duty cycle is controlled by PWM2_LVL).
	4	PWM1_OVD	0	PWM1 Generator Override
				0 = Disabled (PWM1 duty cycle is controlled by audio source)
				1 = Enabled (PWM1 duty cycle is controlled by PWM1_LVL).
	1	PWM2_EN	0	PWM2 Generator Enable
				0 = Disabled
				1 = Enabled
	0	PWM1_EN	0	PWM1 Generator Enable
				0 = Disabled
				1 = Enabled
R49156 (0xC004)	9:0	PWM1_LVL[9:0]	0x100	PWM1 Override Level.
PWM_Drive_2				Sets the PWM1 duty cycle (only valid if PWM1_OVD = 1).
				Coded as 2's complement.
				0x000 = 50% duty cycle
				0x200 = 0% duty cycle
R49160 (0xC008)	9:0	PWM2_LVL[9:0]	0x100	PWM2 Override Level.
PWM_Drive_3				Sets the PWM2 duty cycle (only valid if PWM2_OVD = 1).
				Coded as 2's complement.
				0x000 = 50% duty cycle
				0x200 = 0% duty cycle

The CS47L63 automatically checks to confirm that the SYSCLK frequency is high enough to support the digital mixer paths. If an attempt is made to enable a PWM signal mixer path, without sufficient SYSCLK cycles to support it, the attempt fails. Note that any signal paths that are already active are not affected under such circumstances.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.



## 4.3.11 Sample-Rate Control

The CS47L63 supports multiple signal paths through the digital core. Multichannel full-duplex sample-rate conversion is provided to allow digital audio to be routed between interfaces operating at different sample rates and/or referenced to asynchronous clock domains.

Two independent clock domains are supported for the audio signal paths, referenced to SYSCLK and ASYNCCLK respectively, as described in Section 4.10. Every digital signal path must be synchronized either to SYSCLK or to ASYNCCLK.

Up to six different sample rates may be in use at any time on the CS47L63. Four of these sample rates must be synchronized to SYSCLK; the remaining two, where required, must be synchronized to ASYNCCLK.

Sample-rate conversion is required when routing any audio path between digital functions that are asynchronous or configured for different sample rates. The sample rate converters (see Section 4.3.12) are summarized as follows:

- The asynchronous sample-rate converter (ASRC) supports two-way stereo conversion paths between the SYSCLK and ASYNCCLK domains. The ASRC supports signal routing across asynchronous clock domains.
- There are two low-power sample-rate converters (LSRCs), providing stereo interpolation or decimation sample-rate conversion respectively. The LSRC supports signal routing between SYSCLK and ASYNCCLK domains, provided the respective clock domains are synchronized to a common clock source.
- There are three isochronous sample-rate converters (ISRCs), each supporting two-way conversion paths between sample rates on the SYSCLK domain, or between sample rates on the ASYNCCLK domain. ISRC1 provides four-channel conversion paths; ISRC2 and ISRC3 each provide two-channel conversion paths.

The sample rate of different blocks within the CS47L63 digital core are controlled as shown in Fig. 4-24. The x\_RATE fields select the applicable sample rate for each respective group of digital functions.

The x\_RATE fields must not be changed if any of the x\_SRCn fields associated with the respective functions is nonzero. The associated x\_SRCn fields must be cleared before writing new values to the x\_RATE fields. A minimum delay of 125  $\mu$ s must be allowed between clearing the x\_SRCn fields and writing to the associated x\_RATE fields. See Table 4-20 for details.






Figure 4-24. Digital-Core Sample-Rate Control

The input signal paths may be selected as input to the digital mixers or signal-processing functions. The sample rate for the input signal paths can either be set globally (using IN\_RATE), or can be configured independently for each input channel (using the respective IN*nx*\_RATE fields). The applicable mode depends on IN\_RATE\_MODE, as described in Table 4-3.



The ASPn RX inputs may be selected as input to the digital mixers or signal-processing functions. The ASPn TX outputs are derived from the respective output mixers. The sample rates for audio serial ports (ASP1-ASP2) are configured using the ASP*n* RATE fields (where *n* identifies the applicable ASP 1 or 2) respectively.

The EQ, DRC, and LHPF functions can be enabled in any signal path within the digital core. The sample rate for these functions is configured using FX\_RATE. Note that the EQ, DRC, and LHPF functions must all be configured for the same sample rate.

The DSP functions can be enabled in any signal path within the digital core. The DSP supports up to eight input channels and eight output channels. The sample rate of each input/output path can be configured independently, using DSP1 TXn RATE and DSP1 RXn RATE.

The tone generator and noise generator can be selected as input to any of the digital mixers or signal-processing functions. The sample rates for these sources are configured using the TONE RATE and NOISE GEN RATE fields, respectively.

The PWM signal generators can be modulated by an audio source, derived from the associated signal mixers. The sample rate (cycle time) for the PWM signal generators is configured using PWM RATE.

The sample-rate control registers are described in Table 4-20. Refer to the field descriptions for details of the valid selections in each case. Note that the input (ADC/PDM) signal paths must always be associated with the SYSCLK clocking domain; different sample rates may be selected concurrently for different channels, but each sample rate must be synchronized to SYSCLK.

The control registers associated with the ASRCs and ISRCs are described in Table 4-21 and Table 4-23.

Register Address	Bit	Label	Default	Description
R16392 (0x4008)	15:11	IN_RATE[4:0]	0x00	Input Signal Paths Sample Rate (valid if IN_RATE_MODE = 0)
INPUT_RATE_CONTROL				0x00 = SAMPLE_RATE_1
				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3
				0x03 = SAMPLE_RATE_4
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				If 384 kHz/768 kHz PDM clock rate is selected on any of the input paths (INn_OSR = 01X), the input paths sample rate is

Table 4-20. Digital-Core Sample-Rate Control

INPUT_RATE_CONTROL		III_IVII	S.OS	0x00 = SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. If 384 kHz/768 kHz PDM clock rate is selected on any of the input paths (INn_OSR = 01X), the input paths sample rate is valid up to 48 kHz/96 kHz respectively.
R16420 (0x4024) IN1L_CONTROL1	15:11	IN1L_RATE[4:0]	0x00	Input Path <i>n</i> (Left/Right) Sample Rate (valid if IN_RATE_MODE = 1)
R16452 (0x4044) IN1R_CONTROL1	15:11	IN1R_RATE[4:0]	0x00	0x00 = SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2
R16484 (0x4064) IN2L_CONTROL1	15:11	IN2L_RATE[4:0]	0x00	0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4
R16516 (0x4084) IN2R_CONTROL1	15:11	IN2R_RATE[4:0]	0x00	All other codes are reserved.  The selected sample rate is valid in the range 8–192 kHz.  If 384 kHz/768 kHz PDM clock rate is selected (INn_ OSR = 01X), the INnL/INnR sample rate is valid up to 48 kHz/ 96 kHz respectively.
R18444 (0x480C) OUTPUT_CONTROL1	15:11	OUT_RATE[4:0]	0x00	Output Signal Path Sample Rate  0x00 = SAMPLE_RATE_1  0x01 = SAMPLE_RATE_2  0x02 = SAMPLE_RATE_3  0x03 = SAMPLE_RATE_4  0x08 = ASYNC_SAMPLE_RATE_1  0x09 = ASYNC_SAMPLE_RATE_2  All other codes are reserved.  The selected sample rate is valid in the range 8–192 kHz.  All OUT1LMIX_SRCm fields must be cleared before changing OUT_RATE.



# Table 4-20. Digital-Core Sample-Rate Control (Cont.)

Register Address	Bit	Label	Default	Description
R24580 (0x6004)	12:8	ASP1_RATE[4:0]	0x00	ASP <i>n</i> Audio Serial Port Sample Rate
ASP1_CONTROL1				0x00 = SAMPLE_RATE_1
R24708 (0x6084)	12:8	ASP2_RATE[4:0]	0x00	0x01 = SAMPLE_RATE_2
ASP2_CONTROL1				0x02 = SAMPLE_RATE_3
				0x03 = SAMPLE_RATE_4
				0x08 = ASYNC_SAMPLE_RATE_1
				0x09 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				All ASPnTXm_SRCx fields must be cleared before changing
				ASP <i>n</i> _RATE.
R43008 (0xA800)	15:11	FX_RATE[4:0]	0x00	FX Sample Rate (EQ, LHPF, DRC)
FX_SAMPLE_RATE				0x00 = SAMPLE_RATE_1
				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3
				0x03 = SAMPLE_RATE_4
				0x08 = ASYNC_SAMPLE_RATE_1
				0x09 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				All EQn_SRCm, DRCnx_SRCm, and LHPFn_SRCm fields
				must be cleared before changing FX_RATE.
R45056 (0xB000)	15:11	TONE_RATE[4:0]	0x00	Tone Generator Sample Rate
TONE_GENERATOR1				0x00 = SAMPLE_RATE_1
				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3
				0x03 = SAMPLE_RATE_4
				0x08 = ASYNC_SAMPLE_RATE_1
				0x09 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
R46080 (0xB400)	15:11	NOISE_GEN_RATE[4:0]	0x00	Noise Generator Sample Rate
Comfort_Noise_Generator				0x00 = SAMPLE_RATE_1
				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE RATE 3
				0x03 = SAMPLE_RATE_4
				0x08 = ASYNC SAMPLE RATE 1
				0x09 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
R49152 (0xC000)	15:11	PWM_RATE[4:0]	0x00	PWM Frequency (sample rate)
PWM_Drive_1				0x00 = SAMPLE_RATE_1
				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE RATE 3
				0x03 = SAMPLE_RATE_4
				0x08 = ASYNC_SAMPLE_RATE_1
				0x09 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				All PWM <i>n</i> SRC <i>m</i> fields must be cleared before changing
				PWM_RATE.



Table 4-20. Digital-Core Sample-Rate Control (Cont.)

Register Address	Bit	Label	Default	Description
0x2B80080	4:0	DSP1_RX1_RATE[4:0]	0x00	DSP1 RX Channel <i>n</i> Sample Rate
DSP1_SAMPLE_RATE_RX1	1			0x00 = SAMPLE_RATE_1
0x2B80088	4:0	DSP1_RX2_RATE[4:0]	0x00	0x01 = SAMPLE_RATE_2
DSP1_SAMPLE_RATE_RX2				0x02 = SAMPLE_RATE_3
0x2B80090	4:0	DSP1_RX3_RATE[4:0]	0x00	0x03 = SAMPLE_RATE_4
DSP1_SAMPLE_RATE_RX3				0x08 = ASYNC_SAMPLE_RATE_1
0x2B80098	4:0	DSP1_RX4_RATE[4:0]	0x00	0x09 = ASYNC_SAMPLE_RATE_2
DSP1_SAMPLE_RATE_RX4	1			All other codes are reserved.
0x2B800A0	4:0	DSP1_RX5_RATE[4:0]	0x00	The selected sample rate is valid in the range 8–192 kHz.
DSP1_SAMPLE_RATE_RX5	1			All DSP1RXn_SRCx fields must be cleared before changing
0x2B800A8	4:0	DSP1_RX6_RATE[4:0]	0x00	DSP1_RX <i>n</i> _RATE.
DSP1_SAMPLE_RATE_RX6	1			
0x2B800B0	4:0	DSP1_RX7_RATE[4:0]	0x00	
DSP1_SAMPLE_RATE_RX7	1			
0x2B800B8	4:0	DSP1_RX8_RATE[4:0]	0x00	
DSP1_SAMPLE_RATE_RX8	1			
0x2B80280	4:0	DSP1_TX1_RATE[4:0]	0x00	DSP1 TX Channel n Sample Rate
DSP1_SAMPLE_RATE_TX1	1			0x00 = SAMPLE_RATE_1
0x2B80288	4:0	DSP1_TX2_RATE[4:0]	0x00	0x01 = SAMPLE_RATE_2
DSP1_SAMPLE_RATE_TX2	1			0x02 = SAMPLE_RATE_3
0x2B80290	4:0	DSP1_TX3_RATE[4:0]	0x00	0x03 = SAMPLE_RATE_4
DSP1_SAMPLE_RATE_TX3	1			0x08 = ASYNC_SAMPLE_RATE_1
0x2B80298	4:0	DSP1_TX4_RATE[4:0]	0x00	0x09 = ASYNC_SAMPLE_RATE_2
DSP1_SAMPLE_RATE_TX4	1			All other codes are reserved.
0x2B802A0	4:0	DSP1_TX5_RATE[4:0]	0x00	The selected sample rate is valid in the range 8–192 kHz.
DSP1_SAMPLE_RATE_TX5	1			
0x2B802A8	4:0	DSP1_TX6_RATE[4:0]	0x00	
DSP1_SAMPLE_RATE_TX6				
0x2B802B0	4:0	DSP1_TX7_RATE[4:0]	0x00	
DSP1_SAMPLE_RATE_TX7	1			
0x2B802B8	4:0	DSP1_TX8_RATE[4:0]	0x00	
DSP1_SAMPLE_RATE_TX8				

## 4.3.12 Sample-Rate Converters

The CS47L63 supports multiple signal paths through the digital core. Two independent clock domains are supported for the audio signal paths, referenced to SYSCLK and ASYNCCLK respectively, as described in Section 4.10. Every digital signal path must be synchronized either to SYSCLK or to ASYNCCLK. The sample-rate converters enable mixing and routing of signals that are of differing sample rates or referenced to different system clocks.

The CS47L63 provides sample-rate converters as follows:

- · Asynchronous sample-rate converters
  - ASRC1 provides stereo, two-way signal paths between two sample rates. The respective sample rates may be referenced to the same system clock or independent system clocks. Integer and fractional conversion ratios are supported.



- Low-power sample-rate converters
  - LSRC2 provides a stereo signal path for sample-rate interpolation: the output sample rate must be higher than the input sample rate. Integer and fractional conversion ratios are supported.
  - LSRC3 provides a stereo signal path for sample-rate decimation: the output sample rate must be lower than the input sample rate. Integer and fractional conversion ratios are supported.
  - The LSRCn input/output sample rates may be referenced to the same system clock or independent system clocks; if the inputs/outputs are referenced to different system clocks (i.e., SYSCLK and ASYNCCLK), the respective clock domains must each be synchronized to a common clock source.
  - The LSRCs provide some of the same capability as the ASRCs and ISRCs, but offering low-power operation.
- · Isochronous sample-rate converters
  - ISRC1 provides four two-way signal paths between two sample rates.
  - ISRC2-ISRC3 provide stereo, two-way signal paths between two sample rates.
  - The ISRCn input/output sample rates must be referenced to the same system clock (SYSCLK or ASYNCCLK).
     The input/output sample rates must be related by an integer ratio, or by a ratio of 1.5.

The sample-rate converters are described in Section 4.3.12.1 through Section 4.3.12.3.

### 4.3.12.1 Asynchronous Sample-Rate Converter (ASRC)

The ASRC provides signal paths between two sample rates, as shown in Fig. 4-25. Each of the sample rates may be referenced to the SYSCLK or ASYNCCLK domain. See Section 4.10 for details of the sample-rate control registers.

The clock domains and sample rates associated with the ASRC1 signal paths are selected using the ASRC1\_RATE1 and ASRC1\_RATE2 fields. The ASRC1 signal paths are enabled using ASRC1\_IN*nx*\_EN.

- ASRC1 IN1x paths support clock-domain/sample-rate conversion from ASRC1 RATE1 to ASRC1 RATE2.
- ASRC1 IN2x paths support clock-domain/sample-rate conversion from ASRC1 RATE2 to ASRC1 RATE1.
- ASRC1 supports sample rates from 8–192 kHz; the ratio of the selected sample rates must not exceed 6.

Note that it is possible to select two sample rates for one ASRC that are each referenced to the same clock domain. This provides flexibility to switch between synchronous and asynchronous use cases without changing the signal routing configuration of the affected audio paths.

The following restrictions must be observed when reconfiguring the ASRCs:

- The ASRC1\_RATE1 field must not be changed if any of the ASRC1\_IN1x\_SRC1 fields is nonzero.
- The ASRC1\_RATE2 field must not be changed if any of the ASRC1\_IN2x\_SRC1 fields is nonzero.

The associated x\_SRC*n* fields must be cleared before writing new values to ASRC1\_RATE*x*. A minimum delay of 125 µs must be allowed between clearing the x\_SRC1 fields and writing to the associated ASRC1\_RATE*x* fields. See Table 4-21 for details.

The CS47L63 performs automatic checks to confirm that the SYSCLK or ASYNCCLK frequency is high enough to support the commanded ASRC and digital mixing functions. If the frequency is too low, an attempt to enable an ASRC signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in register 0xA004 indicate the status of each ASRC signal path. If an underclocked error condition occurs, these bits indicate which ASRC signal paths have been enabled.

The status bits in registers 0x8880–0x88B0 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

DS1249F2 65



The ASRC signal paths and control registers are shown in Fig. 4-25.




Figure 4-25. Asynchronous Sample-Rate Converters (ASRCs)

The ASRC input source-select fields (see Fig. 4-25) are located at register addresses 0x8880 through 0x88B0. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x\_SRC*n* fields select the input sources for the ASRC paths. Note that the selected input sources must be configured for the same sample rate as the ASRC to which they are connected.

The hexadecimal numbers in Fig. 4-25 indicate the corresponding x\_SRC*n* setting for selection of that signal as an input to another digital-core function.

Synchronization (lock) between different clock domains is not instantaneous when the clocking or sample rate configurations are updated. The lock status of each ASRC path is an input to the interrupt control circuit and can be used to trigger an interrupt event—see Section 4.11.

The lock status of each ASRC path can be output directly on a GPIO pin as an external indication of ASRC lock. See Section 4.12 to configure a GPIO pin for this function.



The control fields associated with the ASRC are described in Table 4-21.

Table 4-21. Digital-Core ASRC Control

Register Address	Bit	Label	Default	Description
R40960 (0xA000)	3	ASRC1_IN2L_EN	0	ASRC1 IN2 (left) enable
ASRC1_ENABLE				(Left channel from ASRC1_RATE2 sample rate to ASRC1_RATE1 sample rate)
				0 = Disabled, 1 = Enabled
	2	ASRC1_IN2R_EN	0	ASRC1 IN2 (right) enable
				(Right channel from ASRC1_RATE2 sample rate to ASRC1_RATE1 sample rate)
				0 = Disabled, 1 = Enabled
	1	ASRC1_IN1L_EN	0	ASRC1 IN1 (left) enable
				(Left channel from ASRC1_RATE1 sample rate to ASRC1_RATE2 sample rate)
				0 = Disabled, 1 = Enabled
	0	ASRC1_IN1R_EN	0	ASRC1 IN1 (right) enable
				(Right channel from ASRC1_RATE1 sample rate to ASRC1_RATE2 sample rate)
				0 = Disabled, 1 = Enabled
R40964 (0xA004)	3	ASRC1_IN2L_EN_	0	ASRC1 IN2 (left) enable status
ASRC1_STATUS		STS		(Left channel from ASRC1_RATE2 sample rate to ASRC1_RATE1 sample rate)
				0 = Disabled, 1 = Enabled
	2	ASRC1_IN2R_	0	ASRC1 IN2 (right) enable status
		EN_STS		(Right channel from ASRC1_RATE2 sample rate to ASRC1_RATE1 sample rate)
				0 = Disabled, 1 = Enabled
	1	ASRC1_IN1L_EN_	0	ASRC1 IN1 (left) enable status
		STS		(Left channel from ASRC1_RATE1 sample rate to ASRC1_RATE2 sample rate)
				0 = Disabled, 1 = Enabled
	0	ASRC1_IN1R_	0	ASRC1 IN1 (right) enable status
		EN_STS		(Right channel from ASRC1_RATE1 sample rate to ASRC1_RATE2 sample rate)
				0 = Disabled, 1 = Enabled
R40968 (0xA008)	31:27	ASRC1_	0x08	ASRC1 Sample Rate select for ASRC1 IN2x inputs and ASRC1 IN1x outputs
ASRC1_		RATE2[4:0]		0x00 = SAMPLE_RATE_1
CONTROL1				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3 All other codes are reserved.
				0x03 = SAMPLE_RATE_4
				The selected sample rate is valid in the range 8–192 kHz.
				All ASRC1_IN2x_SRC1 fields must be cleared before changing ASRC1_RATE2.
	15:11	ASRC1_	0x00	ASRC1 Sample Rate select for ASRC1 IN1x inputs and ASRC1 IN2x outputs
		RATE1[4:0]		0x00 = SAMPLE_RATE_1
				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3 All other codes are reserved.
				0x03 = SAMPLE_RATE_4
				The selected sample rate is valid in the range 8–192 kHz.
				All ASRC1_IN1x_SRC1 fields must be cleared before changing ASRC1_RATE1.

### 4.3.12.2 Low-power Sample-Rate Converter (LSRC)

The LSRCs provide signal paths between two sample rates, as shown in Fig. 4-26. Each of the sample rates may be referenced to the SYSCLK or ASYNCCLK domain. See Section 4.10 for details of the sample-rate control registers.

The clock domains and sample rates associated with the LSRC2 signal paths are selected using the LSRC2\_RATE1 and LSRC2\_RATE2 fields. The LSRC2 signal paths are enabled using LSRC2\_INx\_EN.

- LSRC2 paths support clock-domain/sample-rate conversion from LSRC2 RATE1 to LSRC2 RATE2.
- LSRC2 is an interpolating function with 48 kHz output—the sample rate selected by LSRC2\_RATE2 must be 48 kHz, and the sample rate selected by LSRC2\_RATE1 must be 16 kHz, 24 kHz, 32 kHz, or 44.1 kHz.

DS1249F2 67



The clock domains and sample rates associated with the LSRC3 signal paths are selected using the LSRC3\_RATE1 and LSRC3\_RATE2 fields. The LSRC3 signal paths are enabled using LSRC3\_INx\_EN.

- LSRC3 paths support clock-domain/sample-rate conversion from LSRC3\_RATE1 to LSRC3\_RATE2.
- LSRC3 is a decimating function with 48 kHz input—the sample rate selected by LSRC3\_RATE1 must be 48 kHz, and the sample rate selected by LSRC3\_RATE2 must be 16 kHz, 24 kHz, 32 kHz, or 44.1 kHz.

**Note:** If the input/output sample rates of LSRC2 or LSRC3 are referenced to different system clocks (i.e., SYSCLK and ASYNCCLK), it must be ensured that the respective clock domains are synchronized to a common clock source.

The following restrictions must be observed when reconfiguring the LSRCs:

- The LSRC2\_RATE1 field must not be changed if any of the LSRC2\_INx\_SRC1 fields is nonzero.
- The LSRC3\_RATE1 field must not be changed if any of the LSRC3\_INx\_SRC1 fields is nonzero.

The associated x\_SRCn fields must be cleared before writing new values to LSRCn\_RATEx. A minimum delay of 125 µs must be allowed between clearing the x\_SRC1 fields and writing to the associated LSRCn\_RATEx fields. See Table 4-22 for details.

The CS47L63 performs automatic checks to confirm that the SYSCLK or ASYNCCLK frequency is high enough to support the commanded LSRC and digital mixing functions. If the frequency is too low, an attempt to enable an LSRC signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers 0x88C0–0x8910 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

The LSRC signal paths and control registers are shown in Fig. 4-26.




Figure 4-26. Low-Power Sample-Rate Converters (LSRCs)



The LSRC input source-select fields (see Fig. 4-26) are located at register addresses 0x88C0 through 0x8910. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x\_SRC*n* fields select the input sources for the LSRC paths. Note that the selected input sources must be configured for the same sample rate as the LSRC to which they are connected.

The hexadecimal numbers in Fig. 4-26 indicate the corresponding x\_SRC*n* setting for selection of that signal as an input to another digital-core function.

Note that, because the input and output paths of the LSRC are referenced to the same system-clock source, the synchronization (lock) between input and output of the LSRC is immediate. The lock status of each LSRC path is an input to the interrupt control circuit and can be used to trigger an interrupt event—see Section 4.11.

The lock status of each LSRC path can be output directly on a GPIO pin as an external indication of LSRC lock. See Section 4.12 to configure a GPIO pin for this function.

The control fields associated with the LSRC are described in Table 4-22.

Table 4-22. Digital-Core LSRC Control

Register Address	Bit	Label	Default	Description
R41088 (0xA080)	1	LSRC2_INL_EN	0	LSRC2 IN (left) enable
LSRC2_ENABLE				(Left channel from LSRC2_RATE1 sample rate to LSRC2_RATE2 sample rate)
				0 = Disabled, 1 = Enabled
	0	LSRC2_INR_EN	0	LSRC2 IN (right) enable
				(Right channel from LSRC2_RATE1 sample rate to LSRC2_RATE2 sample rate)
				0 = Disabled, 1 = Enabled
R41096 (0xA088)	31:27	LSRC2_	0x08	LSRC2 Sample Rate select for LSRC2 outputs
LSRC2_		RATE2[4:0]		0x00 = SAMPLE_RATE_1
CONTROL				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3 All other codes are reserved.
				0x03 = SAMPLE_RATE_4
				Valid sample rates are 48 kHz only.
	15:11	LSRC2_	0x08	LSRC2 Sample Rate select for LSRC2 inputs
		RATE1[4:0]		0x00 = SAMPLE_RATE_1
				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3 All other codes are reserved.
				0x03 = SAMPLE_RATE_4
				Valid sample rates are 16 kHz, 24 kHz, 32 kHz, and 44.1 kHz only.
				All LSRC2_INx_SRC1 fields must be cleared before changing LSRC2_RATE1.
R41216 (0xA0A8	1	LSRC3_INL_EN	0	LSRC3 IN (left) enable
LSRC3_ENABLE				(Left channel from LSRC3_RATE1 sample rate to LSRC3_RATE2 sample rate)
				0 = Disabled, 1 = Enabled
	0	LSRC3_INR_EN	0	LSRC3 IN (right) enable
				(Right channel from LSRC3_RATE1 sample rate to LSRC3_RATE2 sample rate)
				0 = Disabled, 1 = Enabled
R41224 (0xA108)	31:27	LSRC3_	0x08	LSRC3 Sample Rate select for LSRC3 outputs
LSRC3_		RATE2[4:0]		0x00 = SAMPLE_RATE_1
CONTROL				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3 All other codes are reserved.
				0x03 = SAMPLE_RATE_4
				Valid sample rates are 16 kHz, 24 kHz, 32 kHz, and 44.1 kHz only.
	15:11	LSRC3_	0x08	LSRC3 Sample Rate select for LSRC3 inputs
		RATE1[4:0]		0x00 = SAMPLE_RATE_1
				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3 All other codes are reserved.
				0x03 = SAMPLE_RATE_4
				Valid sample rates are 48 kHz only.
				All LSRC3_INx_SRC1 fields must be cleared before changing LSRC3_RATE1.

DS1249F2 69



## 4.3.12.3 Isochronous Sample-Rate Converter (ISRC)

The ISRCs provide sample-rate conversion between synchronized sample rates on the SYSCLK clock domain, or between synchronized sample rates on the ASYNCCLK clock domain.

There are three ISRCs on the CS47L63. ISRC1 provides four signal paths between two different sample rates; ISRC2 and ISRC3 provide two signal paths between two different sample rates, as shown in Fig. 4-27.

The sample rates associated with each ISRC can be set independently. Note that the two sample rates associated with any single ISRC must both be referenced to the same clock domain (SYSCLK or ASYNCCLK).

- If an ISRC is used on the SYSCLK domain, the associated sample rates may be selected from SAMPLE\_RATE\_1, SAMPLE\_RATE\_2, SAMPLE\_RATE\_3, or SAMPLE\_RATE\_4.
- If an ISRC is used on the ASYNCCLK domain, the associated sample rates are ASYNC\_SAMPLE\_RATE\_1 and ASYNC\_SAMPLE\_RATE\_2

See Section 4.10 for details of the sample-rate control registers.

Each ISRC converts between a sample rate selected by ISRC*n\_*FSL and a sample rate selected by ISRC*n\_*FSH, (where *n* identifies the applicable ISRC 1, 2, or 3). The higher of the two sample rates must be selected by ISRC*n\_*FSH in each case.

The ISRCs support sample rates in the range 8–192 kHz. The sample-rate conversion ratio must be an integer (1–24) or equal to 1.5.

The ISRC*n\_*FSL and ISRC*n\_*FSH fields must not be changed if any of the respective x\_SRC*n* fields is nonzero. The associated x\_SRC*n* fields must be cleared before writing new values to ISRC*n\_*FSL or ISRC*n\_*FSH. A minimum delay of 125 µs must be allowed between clearing the x\_SRC*n* fields and writing to the associated ISRC*n\_*FSL or ISRC*n\_*FSH fields. See Table 4-23 for details.

The ISRC signal paths are enabled using the ISRCn\_INTm\_EN and ISRCn\_DECm\_EN bits, as follows:

- The ISRC*n* interpolation paths (increasing sample rate) are enabled by setting the ISRC*n*\_INT*m*\_EN bits, (where *m* identifies the applicable channel).
- The ISRCn decimation paths (decreasing sample rate) are enabled by setting the ISRCn\_DECm\_EN bits.

The CS47L63 performs automatic checks to confirm that the SYSCLK or ASYNCCLK frequency is high enough to support the commanded ISRC and digital mixing functions. If the frequency is too low, an attempt to enable an ISRC signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.



The ISRC signal paths and control registers are shown in Fig. 4-27.




Figure 4-27. Isochronous Sample-Rate Converters (ISRCs)

The ISRC input control fields (see Fig. 4-27) are located at addresses 0x8980 through 0x8AD0. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x\_SRC fields select the input sources for the respective ISRC processing blocks. Note that the selected input sources must be configured for the same sample rate as the ISRC to which they are connected.

The hexadecimal numbers in Fig. 4-27 indicate the corresponding x\_SRC setting for selection of that signal as an input to another digital-core function.

The fields associated with the ISRCs are described in Table 4-23.



# Table 4-23. Digital-Core ISRC Control

Register Address	Bit	Label	Default	Description
R41984 (0xA400)	31:27	ISRC1_FSL[4:0]	0x00	ISRC1 Low Sample Rate (Sets the lower of the ISRC1 sample rates)
ISRC1_				0x00 = SAMPLE_RATE_1
CONTROL1				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				The ISRC1_FSH and ISRC1_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK).
				All ISRC1_INTn_SRC fields must be cleared before changing ISRC1_FSL.
	15:11	ISRC1_FSH[4:0]	0x00	ISRC1 High Sample Rate (Sets the higher of the ISRC1 sample rates)
				0x00 = SAMPLE_RATE_1
				0x01 = SAMPLE_RATE_2
				0x02 = SAMPLE_RATE_3
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				The ISRC1_FSH and ISRC1_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK).
				All ISRC1_DECn_SRC fields must be cleared before changing ISRC1_FSH.
R41988 (0xA404)	11	ISRC1_INT4_EN	0	ISRC1 INT4 Enable
ISRC1_				Interpolation Channel 4 path from ISRC1_FSL rate to ISRC1_FSH rate
CONTROL2				0 = Disabled, 1 = Enabled
	10	ISRC1_INT3_EN	0	ISRC1 INT3 Enable
				Interpolation Channel 3 path from ISRC1_FSL rate to ISRC1_FSH rate
				0 = Disabled, 1 = Enabled
	9	ISRC1_INT2_EN	0	ISRC1 INT2 Enable
				Interpolation Channel 2 path from ISRC1_FSL rate to ISRC1_FSH rate
				0 = Disabled, 1 = Enabled
	8	ISRC1_INT1_EN	0	ISRC1 INT1 Enable
				Interpolation Channel 1 path from ISRC1_FSL rate to ISRC1_FSH rate
				0 = Disabled, 1 = Enabled
	3	ISRC1_DEC4_EN	0	ISRC1 DEC4 Enable
				Decimation Channel 4 path from ISRC1_FSH rate to ISRC1_FSL rate
	•	IODOL DEGO EN		0 = Disabled, 1 = Enabled
	2	ISRC1_DEC3_EN	0	ISRC1 DEC3 Enable
				Decimation Channel 3 path from ISRC1_FSH rate to ISRC1_FSL rate
	4	ISRC1 DEC2 EN		0 = Disabled, 1 = Enabled
	1	ISRC1_DEC2_EN	0	ISRC1 DEC2 Enable
				Decimation Channel 2 path from ISRC1_FSH rate to ISRC1_FSL rate
	0	ICDC1 DEC1 EN	0	0 = Disabled, 1 = Enabled ISRC1 DEC1 Enable
	0	ISRC1_DEC1_EN	0	
				Decimation Channel 1 path from ISRC1_FSH rate to ISRC1_FSL rate
				0 = Disabled, 1 = Enabled



# Table 4-23. Digital-Core ISRC Control (Cont.)

Register Address	Bit	Label	Default	Description		
R42256 (0xA510)	31:27	ISRC2_FSH[4:0]	0x00	ISRC2 High Sample Rate (Sets the higher of the ISRC2 sample rates)		
ISRC2				0x00 = SAMPLE RATE 1 0x03 = SAMPLE RATE 4		
CONTROL1				0x01 = SAMPLE RATE 2 0x08 = ASYNC SAMPLE RATE 1		
				0x02 = SAMPLE_RATE_3		
				All other codes are reserved.		
				The selected sample rate is valid in the range 8–192 kHz.		
				The ISRC2 FSH and ISRC2 FSL fields must both select sample rates referenced		
				to the same clock domain (SYSCLK or ASYNCCLK).		
				All ISRC2_DECn_SRC fields must be cleared before changing ISRC2_FSH.		
	15:11	ISRC2_FSL[4:0]	0x00	ISRC2 Low Sample Rate (Sets the lower of the ISRC2 sample rates)		
				0x00 = SAMPLE_RATE_1		
				0x01 = SAMPLE_RATE_2		
				0x02 = SAMPLE_RATE_3		
				All other codes are reserved.		
				The selected sample rate is valid in the range 8–192 kHz.		
				The ISRC2_FSH and ISRC2_FSL fields must both select sample rates referenced		
				to the same clock domain (SYSCLK or ASYNCCLK).		
D40000 (0, A544)		LODGO INITO EN	_	All ISRC2_INTn_SRC fields must be cleared before changing ISRC2_FSL.		
R42260 (0xA514)	9	ISRC2_INT2_EN	0	ISRC2 INT2 Enable		
ISRC2_				Interpolation Channel 2 path from ISRC2_FSL rate to ISRC2_FSH rate		
CONTROL2	0	ICDOO INTA EN	0	0 = Disabled, 1 = Enabled		
	8	ISRC2_INT1_EN	0	ISRC2 INT1 Enable		
				Interpolation Channel 1 path from ISRC2_FSL rate to ISRC2_FSH rate 0 = Disabled, 1 = Enabled		
	1	ISRC2 DEC2 EN	0	ISRC2 DEC2 Enable		
	'	ISINOZ_DECZ_EN	0	Decimation Channel 2 path from ISRC2_FSH rate to ISRC2_FSL rate		
				0 = Disabled, 1 = Enabled		
	0	ISRC2 DEC1 EN	0	ISRC2 DEC1 Enable		
	Ŭ	101102_5201_211		Decimation Channel 1 path from ISRC2_FSH rate to ISRC2_FSL rate		
				0 = Disabled, 1 = Enabled		
R42528 (0xA620)	31:27	ISRC3 FSH[4:0]	0x00	ISRC3 High Sample Rate (Sets the higher of the ISRC3 sample rates)		
ISRC3_				0x00 = SAMPLE_RATE_1		
CONTROL1				0x01 = SAMPLE_RATE_2		
				0x02 = SAMPLE_RATE_3		
				All other codes are reserved.		
				The selected sample rate is valid in the range 8–192 kHz.		
				The ISRC3_FSH and ISRC3_FSL fields must both select sample rates referenced		
				to the same clock domain (SYSCLK or ASYNCCLK).		
				All ISRC3_DECn_SRC fields must be cleared before changing ISRC3_FSH.		
	15:11	ISRC3_FSL[4:0]	0x00	ISRC3 Low Sample Rate (Sets the lower of the ISRC3 sample rates)		
				0x00 = SAMPLE_RATE_1		
				0x01 = SAMPLE_RATE_2		
				0x02 = SAMPLE_RATE_3		
				All other codes are reserved.		
				The selected sample rate is valid in the range 8–192 kHz.		
				The ISRC3_FSH and ISRC3_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK).		
				All ISRC3_INT <i>n</i> _SRC fields must be cleared before changing ISRC3_FSL.		



Table 4-23. Digital-Core ISRC Control (Cont
---

Register Address	Bit	Label	Default	Description
R42532 (0xA624)	9	ISRC3_INT2_EN	0	ISRC3 INT2 Enable
ISRC3				Interpolation Channel 2 path from ISRC3_FSL rate to ISRC3_FSH rate
CONTROL2				0 = Disabled, 1 = Enabled
	8	ISRC3_INT1_EN	0	ISRC3 INT1 Enable
				Interpolation Channel 1 path from ISRC3_FSL rate to ISRC3_FSH rate
				0 = Disabled, 1 = Enabled
	1	ISRC3_DEC2_EN	0	ISRC3 DEC2 Enable
				Decimation Channel 2 path from ISRC3_FSH rate to ISRC3_FSL rate
				0 = Disabled, 1 = Enabled
	0	ISRC3_DEC1_EN	0	ISRC3 DEC1 Enable
				Decimation Channel 1 path from ISRC3_FSH rate to ISRC3_FSL rate
				0 = Disabled, 1 = Enabled

### 4.4 DSP Firmware Control

The CS47L63 digital core incorporates a Halo Core DSP, capable of running a wide range of audio-enhancement functions. Different firmware configurations can be loaded onto the DSP, enabling the CS47L63 to be highly customized for specific application requirements. DSP firmware can be configured using software packages provided by Cirrus Logic, such as the SoundClear suite of audio-processing algorithms.

The DSP is designed specifically for audio applications, employing a small gate-count architecture to support an optimized mix of processing features while fulfilling a low power-consumption requirement. The instruction set is highly efficient and targeted, with a high degree of parallelism and efficient multicore integration to reduce power consumption and increase processing speed.

The DSP core incorporates two data memories supporting high-bandwidth access: parallel memory access can fetch two short (24-bit) operands per memory per cycle; simultaneous memory access enables up to four 24-bit accesses per clock cycle. Multiple data formats are supported, including basic 24-bit register and 56-bit accumulator. Native support for 48-bit double-precision calculations is also provided.

The DSP core is supported by an interrupt controller (up to 24 inputs), JTAG debugger, memory protection unit (MPU) with error-trace stack, and watchdog timer. Arbitrated multiple-access to the program and data memories is provided, with support for configurable FFT, FIR, LMS, and linear/dB-conversion accelerators. Note that different instances of the Halo Core DSP may provide different feature sets; specific details for the CS47L63 are provided in Section 4.4.1.

To use the programmable DSP, the required firmware configuration must first be loaded onto the device by writing the appropriate files to the CS47L63 register map; the firmware configuration comprises program and data memory contents. After loading the DSP firmware, the DSP functions must be enabled using the associated control fields.

Details of the DSP firmware memory registers are provided in Section 4.4.2. Note that the WISCE evaluation board control software provides support for loading the CS47L63 program and data memories. A software programming guide can be provided to assist users in developing their own software algorithms—please contact your Cirrus Logic representative for further information.

The audio signal paths to and from the DSP processing block are configured as described in Section 4.3. Note that the DSP firmware must be loaded and enabled before audio signal paths can be enabled.

# 4.4.1 DSP Configuration Definition

The Halo Core DSP uses an adaptable design that can be tailored to suit different target applications. Each instance of the DSP (either on a single device, or from one device to another) may offer different capabilities in terms of memory size, hardware accelerators, and other features.



The parameters defining the CS47L63 Halo Core DSP are described in Table 4-24.

Table 4-24. Halo Core DSP Definition

Description	DSP1
Start address in device register map	0x200_0000
X-memory bank size (number of 48-bit words)	4096
Y-memory bank size (number of 48-bit words)	4096
P-memory bank size (number of 40-bit words)	8192
Boot-memory bank size (number of 40-bit words)	8192
Address offset for PM (packed)	0x0180_0000
Address offset for XM (packed, 32-bit)	0x0000_0000
Address offset for YM (packed, 32-bit)	0x00C0_0000
Address offset for XM (unpacked, 24-bit)	0x0080_0000
Address offset for YM (unpacked, 24-bit)	0x0140_0000
Address offset for XM (unpacked, 32-bit)	0x0040_0000
Address offset for YM (unpacked, 32-bit)	0x0100_0000
Number of external debug triggers	0
JTAG debug ID	1
Maximum clock speed	150 MHz
Accelerator functions—dB/linear converters	Yes
LMS (least mean square) filters	5
FIR (finite impulse response) filters	8
FFT (fast Fourier transform) accelerators	Yes
MIPS profiler	Yes
Trace buffer	Yes
Trace buffer depth	16
Trace stack depth	16
Watchdog timer	Yes
Interrupt controller	Yes
Stream arbiter	Yes
Number of receive channels	8
Number of transmit channels	8
Number of master controllers	6
Number of interrupt generators	8
Data width—integer part	4 bits
Data width—fractional part	31 bits
AHB bus master	Yes
Memory protection unit	Yes
Memory controller	Yes
Number of X-memory banks	11
Number of Y-memory banks	6
Number of P-memory banks	5
Number of boot-memory banks	0

Status registers describing the Halo Core DSP are provided within the CS47L63 register map, as shown in Table 4-25. The default values of these fields are provided in Section 6.

Table 4-25. DSP Configuration Definition

Register Address	Bit	Label	Description
DSP1 base address = 0x200_0000	•		
base address + 0x5E_0000	31:0	DSPn_SYS_ID[31:0]	DSP identifier
DSPn_SYS_INFO_ID			
base address + 0x5E_0004	31:0	DSPn_SYS_VERSION[31:0]	DSP version number
DSPn_SYS_INFO_VERSION			
base address + 0x5E_0008	31:0	DSPn_SYS_CORE_ID[31:0]	DSP instance
DSPn_SYS_INFO_CORE_ID			
base address + 0x5E_000C	31:0	DSPn_SYS_AHB_BASE_ADDR[31:0]	DSP start address in the device register map
DSPn_SYS_INFO_AHB_ADDR			



### Table 4-25. DSP Configuration Definition (Cont.)

Register Address	Bit	Label	Description
base address + 0x5E_0010	31:0	DSPn_SYS_XM_SRAM_SIZE[31:0]	X-memory size (number of 24-bit words)
DSPn_SYS_INFO_XM_SRAM_SIZE			
base address + 0x5E_0018	31:0	DSPn_SYS_YM_SRAM_SIZE[31:0]	Y-memory size (number of 24-bit words)
DSPn_SYS_INFO_YM_SRAM_SIZE			
base address + 0x5E_0020	31:0	DSPn_SYS_PM_SRAM_SIZE[31:0]	P-memory size (number of 20-bit words)
DSPn_SYS_INFO_PM_SRAM_SIZE			Note this includes the boot memory, if present.
base address + 0x5E_0028	31:0	DSPn_SYS_PM_BOOT_SIZE[31:0]	Boot-memory size (number of 20-bit words)
DSPn_SYS_INFO_PM_BOOT_SIZE			
base address + 0x5E_002C	31	DSPn_SYS_SELF_BOOT	1 = DSP supports self-boot on release from reset
DSPn_SYS_INFO_FEATURES	13	DSPn_SYS_DB_RAND_EXISTS	1 = DSP provides dB/linear conversion
	12	DSPn_SYS_LMS_EXISTS	1 = DSP provides LMS filters
	11	DSPn_SYS_FIR_EXISTS	1 = DSP provides FIR filters
	10	DSPn_SYS_FFT_EXISTS	1 = DSP provides FFT accelerator
	9	DSPn_SYS_MIPS_EXISTS	1 = DSP provides MIPS profiler
	8	DSPn_SYS_TRB_EXISTS	1 = DSP provides trace buffer
	7	DSPn_SYS_WDT_EXISTS	1 = DSP provides watchdog timer
	5	DSPn_SYS_STREAM_ARB_EXISTS	1 = DSP provides stream arbiter control
	4	DSPn_SYS_AHBM_EXISTS	1 = DSP provides AHB bus master
	3	DSPn_SYS_MPU_EXISTS	1 = DSP provides MPU function
base address + 0x5E_0030	5:0	DSPn_SYS_NUM_FIR_FILTERS[5:0]	Number of FIR filters
DSPn_SYS_INFO_FIR_FILTERS			
base address + 0x5E_0034	5:0	DSPn_SYS_NUM_LMS_FILTERS[5:0]	Number of LMS filters
DSPn_SYS_INFO_LMS_FILTERS			
base address + 0x5E_0038	31:0	DSPn_SYS_XM_BANK_SIZE[31:0]	X-memory bank size (number of 24-bit words)
DSPn_SYS_INFO_XM_BANK_SIZE			
base address + 0x5E_003C	31:0	DSPn_SYS_YM_BANK_SIZE[31:0]	Y-memory bank size (number of 24-bit words)
DSPn_SYS_INFO_YM_BANK_SIZE			
base address + 0x5E_0040	31:0	DSPn_SYS_PM_BANK_SIZE[31:0]	P-memory bank size (number of 20-bit words)
DSPn_SYS_INFO_PM_BANK_SIZE			

# 4.4.2 DSP Firmware Memory and Register Mapping

The DSP firmware memory comprises program memory (P-memory) and two regions of data memory (X-memory and Y-memory). Each memory (X, Y, or P) is arranged as a number of banks; the size of each is defined by the bank size and the number or banks as shown in Table 4-24. The banked configuration enables each memory to support multiple simultaneous read/write accesses.

The program memory is formatted as 40-bit words. Most of the processor functionality uses 20-bit instructions, but some make use of the 40-bit width. Referenced to the CS47L63 register map, blocks of four 40-bit words are packed into five 32-bit registers.

The data memory is formatted as 24-bit words. Each of the data memories is mapped to three different locations of the CS47L63 register map, with a different packing layout used in each case; this provides flexibility to access the data memory in different ways according to the specific task that is being performed. Note that the three sections all represent the same data—data that is written to one section can be read back either at the same address or at the corresponding address within either of the other sections.

- In the packed data-memory, blocks of four 24-bit words are packed into three 32-bit registers. This tightly-packed layout does not include any padding bits; it provides efficient access to the data memory, ideal for transfer of large volumes of audio data.
- In the unpacked 24-bit memory, each 24-bit data word occupies one 32-bit register; the MSBs of each register are unused. This layout is ideal for read/write access to individual 24-bit words.
- In the unpacked 32-bit memory, 32-bit data is supported in 32-bit registers. Each 32-bit data word uses the space of two 24-bit words in the DSP memory. This provides support for 32-bit data within the 24-bit X- or Y-memory regions. Note that the usable capacity of the data memory is reduced in this format, as some bits are not used.



The CS47L63 program- and data-register memory space is described in Table 4-26. The full register map listing is provided in Section 6.

Table 4-26. DSP Program, Data, and Coefficient Registers

DSP Number	Description		Register Address	Number of Registers	DSP Memory Size
DSP1	Program memory		0x380_0000-0x383_1FFC	51200	40k x 40-bit words
	X-memory	Packed Unpacked-32 Unpacked-24		67584 45056 90112	88k x 24-bit words 44k x 32-bit words 88k x 24-bit words
	Y-memory	Packed Unpacked-32 Unpacked-24		36864 24576 49152	48k x 24-bit words 24k x 32-bit words 48k x 24-bit words

The DSP firmware memory is configured by writing to the registers referenced in Table 4-26. Note that clocking is not required for access to the firmware registers by the host processor.

### 4.4.3 DSP Firmware Control

The configuration and control of the DSP firmware is described in the following subsections.

### 4.4.3.1 **DSP Memory**

The DSP firmware memory comprises program memory (P-memory) and data memory (X-memory and Y-memory) as described in Section 4.4.2. Each memory (X, Y, or P) is arranged as a number of banks; the banked configuration enables each memory to support multiple simultaneous read/write accesses.

Each bank of memory can be individually enabled or disabled; the power consumption of the firmware memory can be optimized by enabling only the banks that are required for a particular application.

The DSP firmware memory is controlled using the x\_EXT\_N\_n fields described in Table 4-27. Separate controls are provided for odd-numbered and even-numbered words within each memory region.

**Notes:** The memory is not actively cleared in the disabled state—some contents of the memory may persist in the disabled state, but the integrity of the memory contents is not assured.

The DSP memory-control fields are not affected by software reset; these bits remain in their previous state under software-reset conditions. The DSP firmware memory contents are maintained through software reset, provided the respective memory bank is enabled.

The DSP1 memory-control fields are defined in Table 4-27.

Table 4-27. DSP Memory Control Registers

Register Address	Bit	Label	Default	Description
R94224 (0x17010)	1	DSP1_XM_SRAM_IBUS_E_EXT_N_n	0	X-memory even-address Bank <i>n</i> enable
DSP1_XM_SRAM_IBUS_SETUP_1				0 = Disabled
to				1 = Enabled
R94264 (0x17038)	0	DSP1_XM_SRAM_IBUS_O_EXT_N_n	0	X-memory odd-address Bank <i>n</i> enable
DSP1_XM_SRAM_IBUS_SETUP_11				0 = Disabled
				1 = Enabled



Table 4-27. DSP Memory Control Registers (Cont.	Table 4-27.	<ol><li>DSP Memor</li></ol>	v Control	Registers	(Cont.)	)
---	-------------	-----------------------------	-----------	-----------	---------	---

Register Address	Bit	Label	Default	Description
R94272 (0x17040)	1	DSP1_YM_SRAM_IBUS_E_EXT_N_n	0	Y-memory even-address Bank <i>n</i> enable
DSP1_YM_SRAM_IBUS_SETUP_1				0 = Disabled
to				1 = Enabled
R94292 (0x17054)	0	DSP1_YM_SRAM_IBUS_O_EXT_N_n	0	Y-memory odd-address Bank <i>n</i> enable
DSP1_YM_SRAM_IBUS_SETUP_6				0 = Disabled
				1 = Enabled
R94300 (0x1705C)	1	DSP1_PM_SRAM_IBUS_E_EXT_N_n	0	P-memory even-address Bank <i>n</i> enable
DSP1_PM_SRAM_IBUS_SETUP_1				0 = Disabled
to				1 = Enabled
R94316 (0x1706C)	0	DSP1_PM_SRAM_IBUS_O_EXT_N_n	0	P-memory odd-address Bank <i>n</i> enable
DSP1_PM_SRAM_IBUS_SETUP_5				0 = Disabled
				1 = Enabled

The firmware memory contents are maintained through software reset. The DSP firmware memory contents are not retained under power-on-reset or hardware-reset conditions.

Note that the DSP firmware memory is not actively cleared under power-on-reset or hardware-reset conditions; some contents of the memory may persist through these events, but the integrity of the memory is not assured.

See Section 4.16 for details of the CS47L63 reset functions.

# 4.4.3.2 DSP Clocking

A clock signal is required when executing software on the DSP core, or if any of the stream-arbiter master controllers is enabled. (Note that clocking is not required for access to the firmware registers by the host processor.)

The clock source for the DSP is derived from DSPCLK. See Section 4.10 for details of how to configure DSPCLK. The DSP clock is enabled using DSP\_CLK\_EN (see Table 4-48). Note that the internal clock signals within the DSP are enabled and disabled automatically, as required by the DSP-core and stream-arbiter status.

The DSP clock frequency is selected using DSP1\_CLK\_FREQ\_SEL. Note that the clock frequency must be less than or equal to the DSPCLK frequency.

The DSP1\_CLK\_FREQ\_STS field indicates the clock frequency for the DSP core. This can be used to confirm the clock frequency—for example, in cases where code execution has a minimum clock-frequency requirement. Note that DSP1\_CLK\_FREQ\_STS is only valid while the core is running code; typical usage of this field would be for the DSP core to read the clock status and to take action as applicable, in particular, if the available clock does not meet the application requirements.

Note that, depending on the DSPCLK frequency and the available dividers, the DSP1 clock frequency may differ from the selected frequency. In most cases, the DSP1 clock frequency equals or exceeds the requested frequency. A lower frequency is implemented if limited by either the DSPCLK frequency or the maximum DSP1 clocking frequency.

The DSPCLK configuration provides input to the interrupt control circuit and can be used to trigger an interrupt event if the DSP1 clock frequency is less than the requested frequency—see Section 4.11.

### 4.4.3.3 DSP Core Control

To enable firmware execution on the DSP block, the DSP must be enabled by setting DSP1\_CCM\_CORE\_EN. Note that the DSP firmware should be loaded, and the clocks configured, before the DSP is enabled. The DSP1\_CCM\_CORE\_EN bit must remain set while the program is running—including during the wait state.

The DSP core is held in its reset state if DSP1\_CCM\_CORE\_EN = 0. The DSP core is also reset by writing 1 to DSP1\_CCM\_CORE\_RESET. Following a reset, the DSP commences code execution starting at the base address of the DSP program memory.

**Note:** The DSP core is disabled by clearing DSP1\_CCM\_CORE\_EN. After disabling the DSP core, it is recommended to reset the entire DSP subsystem using DSP1\_CORE\_SOFT\_RESET as described in Section 4.4.3.4.



# 4.4.3.4 DSP Subsystem Control

The DSP subsystem (including the core, stream-arbiter controllers, NMI configuration, watchdog timer, and DSP clock-frequency configuration) is reset by writing 1 to DSP1\_CORE\_SOFT\_RESET.

The stream-arbiter controllers are resynchronized by writing 1 to DSP1\_STREAM\_ARB\_RESYNC. This can be used to synchronize two or more controllers. The DSP1\_STREAM\_ARB\_RESYNC\_MSK field selects which controllers are affected by the resynchronize action.

Note that the DSP watchdog circuit uses the 32 kHz clock, which must be enabled whenever the DSP watchdog is used—see Section 4.10.4.

# 4.4.3.5 DSP Control Registers

The DSP clocking, code-execution, and watchdog control registers are described in Table 4-28.

The audio signal paths connecting to/from the DSP processing block are configured as described in Section 4.3. Note that the DSP firmware must be loaded and enabled before audio signal paths can be enabled.

Register Address	Bit	Label	Default	Description			
DSP1 base address = 0x200_000	DSP1 base address = 0x200_0000						
base address + 0xB8_0000	15:0	DSPn_CLK_FREQ_SEL[15:0]		DSP clock frequency select			
DSPn_CLOCK_FREQ				Coded as LSB = 1/64 MHz.			
				The DSP clock must be less than or equal to the DSPCLK frequency. The DSP clock is generated by division of DSPCLK, and may differ from the selected frequency. The DSP clock frequency can be read from DSP <i>n</i> _CLK_FREQ_STS.			
base address + 0xB8_0008 DSPn CLOCK STATUS	15:0	DSPn_CLK_FREQ_STS[15:0]		DSP clock frequency (read only). Only valid if the DSP core is enabled. Coded as LSB = 1/64 MHz.			
base address + 0xB8 0010	0	DSPn CORE SOFT RESET		Write 1 to reset the DSP subsystem, including the			
DSPn_CORE_SOFT_RESET				core, stream arbiters, NMI, watchdog timer, and DSP clock-frequency selection.			
base address + 0xB8_0050	0	DSPn_STREAM_ARB_RESYNC		Write 1 to reset the stream arbiter controllers. Only			
DSP <i>n</i> _STREAM_ARB_ CONTROL				affects the controllers that are unmasked in DSP <i>n</i> _STREAM_ARB_RESYNC_MSK.			
base address + 0xBC_1000	9	DSPn_CCM_CORE_RESET		Write 1 to reset the DSP core.			
DSPn_CCM_CORE_CONTROL	0	DSPn_CCM_CORE_EN		DSP enable. Controls the DSP firmware execution.			
				0 = Disabled			
				1 = Enabled			
base address + 0xBC_5A00 DSPn_STREAM_ARB_ RESYNC_MSK1	7:0	DSPn_STREAM_ARB_RESYNC_ MSK[7:0]		Selects which stream-arbiter masters are reset by DSPn_STREAM_ARB_RESYNC. For each master, setting the respective bit enables that master to be reset.			

Table 4-28. DSP Control Registers

# 4.4.4 DSP Interrupts

The Halo Core DSP incorporates a comprehensive interrupt controller, supporting a flexible capability to take input from many different events and status indications, and to adapt the program flow according to different priority levels assigned to each event. A high-priority non-maskable interrupt (NMI) is provided in case of a serious failure mode requiring a reset of the DSP.

The DSP also provides input to the device-level interrupt controller. The DSP-derived inputs to the CS47L63 interrupt controller include DSP error indications and general-purpose interrupt signals under control of the DSP firmware.

The following events are supported as inputs to the CS47L63 interrupt controller:

- Memory protection error
- Watchdog timeout
- Memory controller error



- AHB system error
- AHB packing error
- · NMI error
- General-purpose IRQ 0–3
- · Trace buffer stack error
- MIPS profile 1 done
- · MIPS profile 0 done

See Section 4.11 for further details of the CS47L63 interrupt controller.

# 4.5 DSP Peripheral Control

The CS47L63 incorporates a suite of DSP peripheral functions that can be integrated together to provide an enhanced capability for DSP applications. Two general-purpose timers are incorporated; these can be used as input to the alarm-generator circuits, enabling time-dependent interrupt events to be generated. Maskable GPIO provides an efficient mechanism for the Halo Core DSP to access the required input and output signals.

The DSP peripherals are designed to provide a comprehensive DSP capability, operating with a high degree of autonomy from the host processor.

#### 4.5.1 Alarm Generator

The CS47L63 alarm-generator circuit is associated with the general-purpose timers. It can be used to generate interrupt events according to the count value of the timer. The alarm interrupts can be either one-off events, or can be configured for cyclic (repeated) triggers. One alarm generator is provided, supporting up to four outputs.

#### 4.5.1.1 Alarm Control

An alarm is enabled by writing 1 to the ALM1\_CHx\_START bit (where x identifies the channel number, 1–4). An alarm is disabled by writing 1 to ALM1\_CHx\_STOP.

The alarm status is indicated using ALM1\_CHx\_STS. Note that this indicates the status of the alarm-generator function only—it does not provide indication of an alarm event.

The timer (and time-stamp source) associated with each alarm generator is selected using ALM1\_TIMER\_SRC. Note that all ALM1 channels must be stopped (ALM1\_CHx\_STS = 0) when updating the timer source. See Section 4.5.2 for details of the general-purpose timers.

The operating mode of each alarm channel is configured using ALM1\_CHx\_TRIG\_MODE. In each case, the alarm events are controlled by the alarm-trigger value, ALM1\_CHx\_TRIG\_VAL.

- In Absolute Mode, the alarm output is triggered when the timer count value is equal to the alarm trigger value.
- In Relative Mode, the alarm output is triggered when the timer count value has incremented by a number equal to the alarm trigger value—this mode counts the number of clock cycles after the ALM1\_CHx\_START bit is written.
- In Combination Mode, the alarm output is initially triggered as described for the Absolute Mode; the alarm then operates as described for the Relative Mode.

When the alarm output is triggered, an output-signal pulse is asserted for the respective alarm; the duration of the output-signal pulse is configured using ALM1\_CHx\_PULSE\_DUR. The output signal can be used to trigger an interrupt event or to generate an external signal via a GPIO pin, as described in Section 4.5.1.2.

**Note:** In order to trigger an interrupt event or generate a GPIO output from the alarm, the pulse duration must be set to a nonzero value.

The ALM1 CHx CONT bit configures the alarm channel for once-only event or for continuous/repeated operation.



If an alarm channel is enabled and an update is written to ALM1\_CHx\_TRIG\_VAL or ALM1\_CHx\_PULSE\_DUR, the new value is loaded into the respective control register, but does not reconfigure the alarm immediately. If the ALM1\_CHx\_UPD bit is set, the alarm-trigger and pulse-duration values are updated when the alarm is next triggered. The alarm-trigger and pulse-duration settings can also be updated by writing 1 to ALM1\_CHx\_START.

Note that, if an alarm channel is enabled, the general-purpose timer associated with that alarm must be configured for continuous, count-up operation. The applicable TIMER n\_MAX\_COUNT value must be greater than the ALM1\_CHx\_TRIG\_VAL setting.

### 4.5.1.2 Interrupts and GPIO Output

The alarm generator provides input to the interrupt control circuit and can be used to trigger an interrupt event when the alarm-trigger conditions are met. An interrupt event is triggered on the rising edge of the alarm output signal. See Section 4.11 for details of the CS47L63 interrupt controller.

The alarm can generate an output via a GPIO pin to provide an external indication of the alarm events. When the alarm output is triggered, the respective GPIO output is asserted for a duration that is configured using ALM1\_CHx\_PULSE\_DUR. See Section 4.12 to configure a GPIO pin for this function.

# 4.5.1.3 Alarm Control Registers

The alarm control registers are described in Table 4-29.

Table 4-29. Alarm (ALMn) Control

Register Address	Bit	Label	Default	Description
Alarm 1 Base Address =	R1130	496 (0x114000)		
base address	0	ALMn_TIMER_SRC	0	Alarm block ALMn timer source select
ALMn_TIMER				0 = Timer 1
				1 = Timer 2
				All ALM <i>n</i> channels must be disabled when updating this register.
base address + 0x20	4	ALMn_CH1_CONT	0	Channel 1 continuous mode select
ALMn_CONFIG1				0 = Single mode
				1 = Continuous mode
				Channel 1 must be disabled (ALM <i>n</i> _CH1_STS = 0) when updating this field.
	1:0	ALMn_CH1_TRIG_	00	Channel 1 trigger mode select
		MODE[1:0]		00 = Absolute Mode: Alarm is triggered when the count value of the timer source is equal to ALMn_CH1_TRIG_VAL.
				01 = Relative Mode: Alarm is triggered when the count value has incremented by a number equal to ALM <i>n</i> _CH1_TRIG_VAL.
				10 = Combination Mode: Alarm is initially triggered as described for Absolute Mode; the alarm then operates as described for Relative Mode.
				11 = Reserved
				Channel 1 must be disabled (ALM <i>n</i> _CH1_STS = 0) when updating this field.
base address + 0x24 ALMn CTRL1	15	ALM <i>n</i> _CH1_UPD	0	Channel 1 update control—Write 1 to indicate a new trigger value or pulse duration is ready to be applied.
_				If Channel 1 is enabled and ALMn_CH1_UPD is set, the ALMn_CH1_TRIG_VAL and ALMn_CH1_PULSE_DUR settings are updated when the alarm is next triggered or by writing 1 to ALMn_CH1_START.
				If Channel 1 is disabled, the ALM <i>n_</i> CH1_UPD bit has no effect, and the ALM <i>n_</i> CH1_TRIG_VAL and ALM <i>n_</i> CH1_PULSE_DUR settings are updated immediately when writing to the respective fields.
	4	ALMn_CH1_STOP	_	Channel 1 stop control—Write 1 to disable Channel 1
	0	ALMn_CH1_START	_	Channel 1 start control—Write 1 to enable or restart Channel 1
base address + 0x28	31:0	ALMn_CH1_TRIG_	0x0000_	Channel 1 alarm trigger value
ALMn_TRIG_VAL1		VAL[31:0]	0000	<b>Note:</b> Must be set to 0x3 or higher if Channel 1 is enabled



# Table 4-29. Alarm (ALMn) Control (Cont.)

Bit	Label	Default	Description
31:0		0x0000_	Channel 1 alarm output pulse duration
	PULSE_DUR[31:0]	0000	Configures the duration of the GPIO alarm output indication. The pulse duration is referenced to the count rate of the selected timer source.
			<b>Note:</b> To trigger an interrupt or generate a GPIO output from the alarm, the pulse duration must be set to a nonzero value.
0	ALMn_CH1_STS	0	Channel 1 status
			0 = Disabled
			1 = Enabled
4	ALMn_CH2_CONT	0	Channel 2 continuous mode select
			0 = Single mode
			1 = Continuous mode
			Channel 2 must be disabled (ALMn_CH2_STS = 0) when updating this field.
1:0		00	Channel 2 trigger mode select
	INOBE[1.0]		00 = Absolute Mode: Alarm is triggered when the count value of the timer source is equal to ALM <i>n</i> _CH2_TRIG_VAL.
			01 = Relative Mode: Alarm is triggered when the count value has incremented by a number equal to ALMn_CH2_TRIG_VAL.
			10 = Combination Mode: Alarm is initially triggered as described for Absolute Mode; the alarm then operates as described for Relative Mode.
			11 = Reserved
			Channel 2 must be disabled (ALM $n$ _CH2_STS = 0) when updating this field.
15	ALMn_CH2_UPD	0	Channel 2 update control—Write 1 to indicate a new trigger value or pulse duration is ready to be applied.
			If Channel 2 is enabled and ALM <i>n</i> _CH2_UPD is set, the ALM <i>n</i> _CH2_TRIG_VAL and ALM <i>n</i> _CH2_PULSE_DUR settings are updated when the alarm is next triggered or by writing 1 to ALM <i>n</i> _CH2_START.
			If Channel 2 is disabled, the ALMn_CH2_UPD bit has no effect, and the ALMn_CH2_TRIG_VAL and ALMn_CH2_PULSE_DUR settings are updated immediately when writing to the respective fields.
		_	Channel 2 stop control—Write 1 to disable Channel 2
		_	Channel 2 start control—Write 1 to enable or restart Channel 2
31:0			Channel 2 alarm trigger value
			Note: Must be set to 0x3 or higher if Channel 2 is enabled
31:0			Channel 2 alarm output pulse duration
	POESE_DOIN[31:0]	0000	Configures the duration of the GPIO alarm output indication. The pulse duration is referenced to the count rate of the selected timer source.
			<b>Note:</b> To trigger an interrupt or generate a GPIO output from the alarm, the pulse duration must be set to a nonzero value.
0	ALMn_CH2_STS	0	Channel 2 status
			0 = Disabled
4	ALMO CUO CONT	0	1 = Enabled
4	ALMIII_CH3_CONT	U	Channel 3 continuous mode select 0 = Single mode
			1 = Continuous mode
			Channel 3 must be disabled (ALM $n$ CH3 STS = 0) when updating this
			field.
1:0		00	Channel 3 trigger mode select
	MODE[1:0]		00 = Absolute Mode: Alarm is triggered when the count value of the timer source is equal to $ALM_n_CH3_TRIG_VAL$ .
			01 = Relative Mode: Alarm is triggered when the count value has incremented by a number equal to ALMn_CH3_TRIG_VAL.
			10 = Combination Mode: Alarm is initially triggered as described for Absolute Mode; the alarm then operates as described for Relative Mode.
			11 = Reserved
			Channel 3 must be disabled (ALM <i>n</i> _CH3_STS = 0) when updating this field.
	31:0 0 4 1:0 15 4 0 31:0 0	31:0 ALMn_CH1_ PULSE_DUR[31:0]  0 ALMn_CH1_STS  4 ALMn_CH2_CONT  1:0 ALMn_CH2_TRIG_ MODE[1:0]  4 ALMn_CH2_UPD  4 ALMn_CH2_STOP 0 ALMn_CH2_START 31:0 ALMn_CH2_TRIG_ VAL[31:0]  31:0 ALMn_CH2_TRIG_ PULSE_DUR[31:0]  0 ALMn_CH2_STS  4 ALMn_CH2_STS	31:0         ALMn_CH1_PULSE_DUR[31:0]         0x0000_0000           0         ALMn_CH1_STS         0           4         ALMn_CH2_CONT         0           1:0         ALMn_CH2_TRIG_MODE[1:0]         00           4         ALMn_CH2_STOP         —           0         ALMn_CH2_START         —           31:0         ALMn_CH2_TRIG_VAL[31:0]         0x0000_0000           31:0         ALMn_CH2_PULSE_DUR[31:0]         0x00000_0000           0         ALMn_CH2_STS         0           4         ALMn_CH3_CONT         0           1:0         ALMn_CH3_TRIG_         00



# Table 4-29. Alarm (ALMn) Control (Cont.)

Register Address	Bit	Label	Default	Description
base address + 0x64	15	ALMn_CH3_UPD	0	Channel 3 update control—Write 1 to indicate a new trigger value or pulse
ALMn_CTRL3				duration is ready to be applied.
				If Channel 3 is enabled and ALMn_CH3_UPD is set, the ALMn_CH3_ TRIG_VAL and ALMn_CH3_PULSE_DUR settings are updated when the
				alarm is next triggered or by writing 1 to ALMn_CH3_START.
				If Channel 3 is disabled, the ALMn CH3 UPD bit has no effect, and the
				ALMn_CH3_TRIG_VAL and ALMn_CH3_PULSE_DUR settings are
				updated immediately when writing to the respective fields.
	4	ALMn_CH3_STOP		Channel 3 stop control—Write 1 to disable Channel 3
1 11 .0.00	0	ALM_CH3_START		Channel 3 start control—Write 1 to enable or restart Channel 3
base address + 0x68	31:0	ALM <i>n</i> _CH3_TRIG_ VAL[31:0]	0x0000_ 0000	Channel 3 alarm trigger value
ALMn_TRIG_VAL3	24.0	ALMn CH3		Note: Must be set to 0x3 or higher if Channel 3 is enabled
base address + 0x6C ALMn_PULSE_DUR3	31:0	PULSE_DUR[31:0]	0x0000_ 0000	Channel 3 alarm output pulse duration Configures the duration of the GPIO alarm output indication. The pulse
ALIVIII_FULSE_DUNS		0202_501.[01:0]	0000	duration is referenced to the count rate of the selected timer source.
				<b>Note:</b> To trigger an interrupt or generate a GPIO output from the alarm, the
				pulse duration must be set to a nonzero value.
base address + 0x70	0	ALMn_CH3_STS	0	Channel 3 status
ALM <i>n</i> _STATUS3				0 = Disabled
				1 = Enabled
base address + 0x80	4	ALMn_CH4_CONT	0	Channel 4 continuous mode select
ALMn_CONFIG4				0 = Single mode
				1 = Continuous mode
				Channel 4 must be disabled (ALM <i>n</i> _CH4_STS = 0) when updating this field.
	1:0	ALMn CH4 TRIG	00	Channel 4 trigger mode select
	1.0	MODE[1:0]	00	00 = Absolute Mode: Alarm is triggered when the count value of the timer
				source is equal to ALMn_CH4_TRIG_VAL.
				01 = Relative Mode: Alarm is triggered when the count value has
				incremented by a number equal to ALMn_CH4_TRIG_VAL.
				10 = Combination Mode: Alarm is initially triggered as described for
				Absolute Mode; the alarm then operates as described for Relative Mode.
				11 = Reserved
				Channel 4 must be disabled (ALM <i>n</i> _CH4_STS = 0) when updating this field.
base address + 0x84	15	ALMn CH4 UPD	0	Channel 4 update control—Write 1 to indicate a new trigger value or pulse
ALMn_CTRL4				duration is ready to be applied.
_				If Channel 4 is enabled and ALMn_CH4_UPD is set, the ALMn_CH4_
				TRIG_VAL and ALMn_CH4_PULSE_DUR settings are updated when the
				alarm is next triggered or by writing 1 to ALM <i>n</i> _CH4_START.  If Channel 4 is disabled, the ALM <i>n</i> _CH4_UPD bit has no effect, and the
				ALMn CH4 TRIG VAL and ALMn CH4 PULSE DUR settings are
				updated immediately when writing to the respective fields.
	4	ALMn_CH4_STOP	_	Channel 4 stop control—Write 1 to disable Channel 4
	0	ALMn_CH4_START		Channel 4 start control—Write 1 to enable or restart Channel 4
base address + 0x88	31:0	ALMn_CH4_TRIG_	0x0000_	Channel 4 alarm trigger value
ALM <i>n</i> _TRIG_VAL4		VAL[31:0]	0000	Note: Must be set to 0x3 or higher if Channel 4 is enabled
base address + 0x8C	31:0	ALMn_CH4_	0x0000_	Channel 4 alarm output pulse duration
ALMn_PULSE_DUR4		PULSE_DUR[31:0]	0000	Configures the duration of the GPIO alarm output indication. The pulse
				duration is referenced to the count rate of the selected timer source.
				<b>Note:</b> To trigger an interrupt or generate a GPIO output from the alarm, the pulse duration must be set to a nonzero value.
base address + 0x90	0	ALMn CH4 STS	0	Channel 4 status
ALM <i>n</i> _STATUS4	-			0 = Disabled
_	1	1	1	1 = Enabled

# 4.5.2 General-Purpose Timer

The CS47L63 incorporates two general-purpose timers, which support a wide variety of uses. The general-purpose timers provide input to the alarm-generator circuits, enabling time-dependent interrupt events to be generated.



The timers allow time-stamp information to be associated with external signal detection, and other system events, enabling real-time data to be more easily integrated into user applications. The timers allow many advanced functions to be implemented with a high degree of autonomy from a host processor.

The timers can use either internal system clocks, or external clock signals, as a reference. The selected reference is scaled down, using configurable dividers, to the required clock count frequency.

### 4.5.2.1 Timer Control

The clock source for the timer is selected using TIMER *n* REFCLK SRC, (where *n* identifies the applicable timer, 1–2).

If SYSCLK or DSPCLK is selected as the source, a lower clocking frequency can be configured using TIMER*n*\_REFCLK\_FREQ\_SEL field (for SYSCLK source) or TIMER*n*\_DSPCLK\_FREQ\_SEL field (for DSPCLK source). The applicable division ratio is determined automatically, assuming the respective clock source has been correctly configured as described in Section 4.10.

Note that, depending on the DSPCLK frequency and the available clock dividers, the timer reference frequency may differ from the selected clock if DSPCLK is the selected source. In most cases, the timer reference equals or exceeds the requested frequency; a lower frequency is implemented if limited by either the DSPCLK frequency or the maximum TIMER*n* clocking frequency.

If any source other than DSPCLK is selected, the clock can be further divided using TIMER n\_REFCLK\_DIV. Division ratios in the range 1 to 128 can be selected.

Note that, if DSPCLK is enabled, and DSPCLK is not selected as the clock source, the reference frequency (after TIMER*n*\_REFCLK\_FREQ\_SEL, TIMER*n*\_DSPCLK\_FREQ\_SEL, and TIMER*n*\_REFCLK\_DIV) must be compatible with the following constraints:

- The reference frequency must be less than 12 MHz, and close to 50% duty cycle
- The reference frequency must be less than DSPCLK / 3

One final division, controlled by TIMER*n*\_PRESCALE, determines the timer count frequency. This field is valid for all clock reference sources; division ratios in the range 1 to 128 can be selected. The output from this division corresponds to the frequency at which the TIMER*n* COUNT field is incremented (or decremented).

The maximum count value of the timer is determined by TIMER n\_MAX\_COUNT. This is the final count value (if counting up), or the initial count value (if counting down). The current value of the timer counter can be read from the TIMER n\_CUR\_COUNT field.

The timer is started by writing 1 to TIMERn\_START. Note that, if the timer is already running, it restarts from its initial value. The timer is stopped by writing 1 to TIMERn STOP. The count direction (up or down) is selected using TIMERn DIR.

The TIMER *n*\_CONT bit selects whether the timer automatically restarts after the end-of-count condition has been reached. The TIMER *n* RUNNING STS bit indicates whether the timer is running, or if it has stopped.

Note that the timer should be stopped before making any changes to the timer control registers. The timer configuration should only be changed if  $TIMER_n$ \_RUNNING\_STS = 0.



# 4.5.2.2 Interrupts and GPIO Output

The timer status is an input to the interrupt control circuit and can be used to trigger an interrupt event after the final count value is reached—see Section 4.11. Note that the interrupt does not occur immediately when the final count value is reached; the interrupt is triggered at the point when the next update to the timer count value would be due.

The timer status can be output directly on a GPIO pin as an external indication of the timer activity. See Section 4.12 to configure a GPIO pin for this function.

# 4.5.2.3 Timer Block Diagram and Control Registers

The timer block is shown in Fig. 4-28.




Figure 4-28. General-Purpose Timer



The timer control registers are described in Table 4-30.

Table 4-30. General-Purpose Timer (TIMERn) Control

Register Address	Bit	Label	Default	Description
Timer 1 Base Address :	= R114	6880 (0x118000)	•	
Timer 2 Base Address :	= R114	7136 (0x118100)		
base address	21	TIMERn_CONT	0	Timer Continuous Mode select
TIMERn_CONTROL				0 = Single mode
				1 = Continuous mode
				Timer must be stopped (TIMER <i>n</i> _RUNNING_STS = 0) when updating this field
	20	TIMERn_DIR	0	Timer Count Direction
				0 = Down
				1 = Up
				Timer must be stopped (TIMER <i>n</i> _RUNNING_STS = 0) when updating this field
	18:16	TIMERn_	000	Timer Count Rate Prescale
		PRESCALE[2:0]		000 = Divide by 1
				001 = Divide by 2
				010 = Divide by 4
				Timer must be stopped (TIMER <i>n</i> _RUNNING_STS = 0) when updating this field
	14:12	TIMER <i>n_</i>  REFCLK DIV[2:0]	000	Timer Reference Clock Divide (not valid for DSPCLK source).
		REFCLK_DIV[2:0]		000 = Divide by 1
				001 = Divide by 2
				010 = Divide by 4
				If DSPCLK is enabled, and DSPCLK is not selected as clock source, the output frequency from this divider must be $\leq$ DSPCLK / 3, and $\leq$ 12 MHz.
				Timer must be stopped (TIMER $n$ _RUNNING_STS = 0) when updating this field.
	10:8	TIMER <i>n</i> _ REFCLK_FREQ_ SEL[2:0]	000	Timer Reference Frequency Select (SYSCLK source)
				000 = 6.144 MHz (5.6448 MHz) 010 = 24.576 MHz (22.5792 MHz)
				001 = 12.288 MHz (11.2896 MHz) 011 = 49.152 MHz (45.1584 MHz)
				All other codes are reserved.
				The selected frequency must be less than or equal to the frequency of the source.
				Timer must be stopped (TIMER <i>n</i> _RUNNING_STS = 0) when updating this field.
	3:0	TIMER <i>n_</i> REFCLK_ SRC[3:0]	0x0	Timer Reference Source Select.
				Timer must be stopped (TIMER <i>n</i> _RUNNING_STS=0) when updating this field.
				0x0 = DSPCLK
				0x1 = 32 kHz clock
				0x4 = MCLK1
				0x5 = MCLK2
base address + 0x04	31:0	TIMERn MAX	0,0000	0x8 = SYSCLK All other codes are reserved.  Timer Maximum Count.
TIMER <i>n</i> _COUNT_	31.0	COUNT[31:0]	0000	Final count value (when counting up). Starting count value (when counting down).
PRESET		000111[01:0]		Timer must be stopped (TIMER <i>n</i> RUNNING STS = 0) when updating this field.
base address + 0x0C	4	TIMER <i>n_</i> STOP	0	Timer Stop Control
TIMER <i>n</i> _START_	-	TIMENT_0101	0	Write 1 to stop.
AND_STOP	0	TIMERn START	0	Timer Start Control
_	"	I INVERII_START		Write 1 to start.
				If the timer is already running, it restarts from its initial value.
base address + 0x10	0	TIMER <i>n</i>	0	Timer Running Status
TIMER <i>n</i> _STATUS		RUNNING_STS		0 = Timer stopped
		_		1 = Timer running
L	1		<u> </u>	· ····································



Register Address	Bit	Label	Default	Description
base address + 0x14 TIMER <i>n</i> _COUNT_ READBACK	31:0	TIMER <i>n_</i> CUR_ COUNT[31:0]	0x0000	Timer Current Count value
base address + 0x18	15:0		0x0000	Timer Reference Frequency Select (DSPCLK source)
TIMERn_DSP_		DSPCLK_FREQ_		Coded as LSB = 1/64 MHz, Valid from 5.6 MHz to 148 MHz.
CLOCK_CONFIG		SEL[15:0]		The timer reference frequency must be less than or equal to the DSPCLK frequency. The timer reference is generated by division of DSPCLK, and may differ from the selected frequency. The timer reference frequency can be read from TIMER n_DSPCLK_FREQ_STS.
				Timer must be stopped (TIMER <i>n</i> _RUNNING_STS=0) when updating this field.
base address + 0x1C	15:0		0x0000	Timer Reference Frequency (Read only)
TIMERn_DSP_		DSPCLK_FREQ_		Only valid if DSPCLK is the selected clock source.
CLOCK_STATUS		STS[15:0]		Coded as LSB = 1/64 MHz.

### 4.5.3 DSP GPIO

The DSP GPIO function provides an advanced I/O capability, supporting enhanced flexibility for signal-processing applications.

The CS47L63 supports up to 12 GPIO pins, which can be assigned to application-specific functions. The GPIO connections are multiplexed with the ASP and master-interface functions.

The GPIOs can be used to provide status outputs and control signals to external hardware; the supported functions include interrupt output, FLL clock output, and PWM-coded audio channels; see Section 4.12.

The GPIOs can support miscellaneous logic input and output, interfacing directly with the integrated DSP, or with the host application software. A basic level of I/O functionality is described in Section 4.12, under the configuration where  $GPn_{-}$  FN = 0x001. The  $GPn_{-}$  FN field selects the functionality for the respective pin,  $GPIOn_{-}$ 

The DSP GPIO pins are accessed using maskable sets of I/O control registers; this allows the selected combinations of GPIOs to be controlled with ease, regardless of how the allocation of GPIO pins has been implemented in hardware. In a typical use case, one GPIO mask is defined for each DSP function; this provides a highly efficient mechanism for the DSP to independently access the respective input and output signals.

### 4.5.3.1 DSP GPIO Control

The DSP GPIO function is selected by setting  $GPn_FN = 0x002$  for the respective GPIO pin (where *n* identifies the applicable GPIOn pin).

Each DSP GPIO is controlled using bits that determine the direction (input/output) and the logic state (0/1) of the pin. These bits are replicated in eight control sets; each which can determine the logic level of any DSP GPIO.

Mask bits are provided within each control set, to determine which of the control sets has control of each DSP GPIO. To avoid logic contention, a DSP GPIO output must be controlled (unmasked) in a maximum of one control set at any time.

Note that write access to the direction control bits (DSPGPn\_SETx\_DIR) and level control bits (DSPGPn\_SETx\_LVL) is only valid when the channel (DSPGPn) is unmasked in the respective control set. Writes to these fields are implemented for the unmasked DSP GPIOs, and are ignored in respect of the masked DSP GPIOs. Note that the level control bits (DSPGPn\_SETx\_LVL) provide output level control only—they cannot be used to read the status of DSP GPIO inputs.

The logic level of the unmasked DSP GPIO outputs in any control set can be configured using a single register write. Writing to the output level control registers determines the logic level of the unmasked DSP GPIOs in that set only; all other outputs are unaffected.

DSP GPIO status bits are provided, indicating the logic level of every input or output pin that is configured as a DSP GPIO. The DSPGPn\_STS bits also provide logic-level indication for any pin that is configured as a GPIO input, with GPn\_FN = 0x001.Note that there is only one set of DSP GPIO status bits.



The status bits indicate the logic level of the DSP GPIO outputs. The respective pins are driven as outputs if configured as a DSP GPIO output, and unmasked in one of the control sets. Note that a DSP GPIO continues to be driven as an output, even if the mask bit is subsequently asserted in that set. The pin only ceases to be driven if it is configured as a DSP GPIO input and is unmasked in one of the control sets, or if the pin is configured as an input under a different GP*n*\_FN field selection.

### 4.5.3.2 Common Functions to Standard GPIOs

The DSP GPIO functions are implemented alongside the standard GPIO capability, providing an alternative method of maskable I/O control for all of the GPIO pins. The DSP GPIO control bits in the register map are implemented in a manner that supports efficient read/write access for multiple GPIOs at once.

The DSP GPIO logic is shown in Fig. 4-29, which also shows the control fields relating to the standard GPIO.

The DSP GPIO function is selected by setting  $GPn_FN = 0x002$  for the respective GPIO pin. Integrated pull-up and pull-down resistors are provided on each GPIO pin, which are also valid for DSP GPIO function. A bus keeper function is supported on the GPIO pins; this is enabled using the respective pull-up and pull-down control bits. The bus keeper function holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated). See Table 4-56 for details of the GPIO pull-up and pull-down control bits.



# 4.5.3.3 DSP GPIO Block Diagram and Control Registers




Figure 4-29. DSP GPIO Control



The control registers associated with the DSP GPIO are described in Table 4-31.

Table 4-31. DSP GPIO Control

Register Address	Bit	Label	Default	Description
R1167360 (0x11D000)	11	DSPGP12_STS	0	DSPGP12 Status
DSPGP_STATUS1				Valid for DSPGP input and output
	10	DSPGP11_STS	0	DSPGP11 Status
	9	DSPGP10_STS	0	DSPGP10 Status
	8	DSPGP9_STS	0	DSPGP9 Status
	7	DSPGP8_STS	0	DSPGP8 Status
		DSPGP7_STS	0	DSPGP7 Status
		DSPGP6_STS	0	DSPGP6 Status
	4	DSPGP5_STS	0	DSPGP5 Status
	3	DSPGP4_STS	0	DSPGP4 Status
		DSPGP3_STS	0	DSPGP3 Status
		DSPGP2_STS	0	DSPGP2 Status
		DSPGP1_STS	0	DSPGP1 Status
R1167424 (0x11D040)	11	DSPGP12_SETn_MASK	1	DSP SETn GPIO12 Mask Control
DSPGP_SET1_MASK1				0 = Unmasked, 1 = Masked
R1167488 (0x11D080)				A GPIO pin should be unmasked in a maximum of one SET at any time.
DSPGP_SET2_MASK1		DSPGP11_SETn_MASK	1	DSP SETn GPIO11 Mask Control
R1167552 (0x11D0C0)		DSPGP10_SETn_MASK	1	DSP SETn GPIO10 Mask Control
DSPGP_SET3_MASK1		DSPGP9_SETn_MASK	1	DSP SETn GPIO9 Mask Control
R1167616 (0x11D100)		DSPGP8_SETn_MASK	1	DSP SETn GPIO8 Mask Control
DSPGP_SET4_MASK1		DSPGP7_SETn_MASK	1	DSP SETn GPIO7 Mask Control
R1167680 (0x11D140)		DSPGP6_SETn_MASK	1	DSP SETn GPIO6 Mask Control
DSPGP_SET5_MASK1		DSPGP5_SETn_MASK	1	DSP SETn GPIO5 Mask Control
R1167744 (0x11D180)		DSPGP4_SETn_MASK	1	DSP SETn GPIO4 Mask Control
DSPGP_SET6_MASK1		DSPGP3_SETn_MASK	1	DSP SETn GPIO3 Mask Control
R1167808 (0x11D1C0)		DSPGP2_SETn_MASK	1	DSP SETn GPIO2 Mask Control
DSPGP_SET7_MASK1	0	DSPGP1_SETn_MASK	1	DSP SETn GPIO1 Mask Control
R1167872 (0x11D200)				
DSPGP_SET8_MASK1				
R1167440 (0x11D050)	11	DSPGP12_SETn_DIR	1	DSP SETn GPIO12 Direction Control
DSPGP_SET1_DIRECTION1				0 = Output, 1 = Input
R1167504 (0x11D090)		DSPGP11_SETn_DIR	1	DSP SETn GPIO11 Direction Control
DSPGP_SET2_DIRECTION1		DSPGP10_SETn_DIR	1	DSP SETn GPIO10 Direction Control
R1167568 (0x11D0D0)		DSPGP9_SETn_DIR	1	DSP SETn GPIO9 Direction Control
DSPGP_SET3_DIRECTION1		DSPGP8_SETn_DIR	1	DSP SETn GPIO8 Direction Control
R1167632 (0x11D100)		DSPGP7_SETn_DIR	1	DSP SETn GPIO7 Direction Control
DSPGP_SET4_DIRECTION1		DSPGP6_SETn_DIR	1	DSP SETn GPIO6 Direction Control
R1167696 (0x11D150)		DSPGP5_SETn_DIR		DSP SETn GPIO5 Direction Control
DSPGP_SET5_DIRECTION1		DSPGP4_SETn_DIR	1	DSP SETn GPIO4 Direction Control
R1167760 (0x11D190)		DSPGP3_SETn_DIR	1	DSP SETn GPIO3 Direction Control
DSPGP_SET6_DIRECTION1		DSPGP2_SETn_DIR	1	DSP SETn GPIO2 Direction Control
R1167824 (0x11D1D0)	0	DSPGP1_SETn_DIR	1	DSP SETn GPIO1 Direction Control
DSPGP_SET7_DIRECTION1				
R1167888 (0x11D200)				
DSPGP_SET8_DIRECTION1				



Table 4-31.	DSP	<b>GPIO</b>	Control	(Cont.)	۱
Iabic To I.	יטט	<b>UI IU</b>	COLLUCI	COLL	,

Register Address	Bit	Label	Default	Description
R1167456 (0x11D060)	11	DSPGP12_SETn_LVL	0	DSP SETn GPIO12 Output Level
DSPGP_SET1_LEVEL1	10	DSPGP11_SETn_LVL	0	DSP SETn GPIO11 Output Level
R1167520 (0x11D0A0)	9	DSPGP10_SETn_LVL	0	DSP SETn GPIO10 Output Level
DSPGP_SET2_LEVEL1	8	DSPGP9_SETn_LVL	0	DSP SETn GPIO9 Output Level
R1167584 (0x11D0E0)	7	DSPGP8_SETn_LVL	0	DSP SETn GPIO8 Output Level
DSPGP_SET3_LEVEL1	6	DSPGP7_SETn_LVL	0	DSP SETn GPIO7 Output Level
R1167648 (0x11D120)	5	DSPGP6_SETn_LVL	0	DSP SETn GPIO6 Output Level
DSPGP_SET4_LEVEL1	4	DSPGP5_SETn_LVL	0	DSP SETn GPIO5 Output Level
R1167712 (0x11D160)	3	DSPGP4_SETn_LVL	0	DSP SETn GPIO4 Output Level
DSPGP_SET5_LEVEL1	2	DSPGP3_SETn_LVL	0	DSP SETn GPIO3 Output Level
R1167776 (0x11D1A0)	1	DSPGP2_SETn_LVL	0	DSP SETn GPIO2 Output Level
DSPGP_SET6_LEVEL1	0	DSPGP1_SETn_LVL	0	DSP SETn GPIO1 Output Level
R1167840 (0x11D1E0)				
DSPGP_SET7_LEVEL1				
R1167904 (0x11D220)				
DSPGP_SET8_LEVEL1				

### 4.5.4 I<sup>2</sup>C Master Interface

The CS47L63 incorporates an I<sup>2</sup>C master interface, offering a flexible capability for additional sensor/accessory input.

The master interface (I2C2) supports single- and multiple-master I<sup>2</sup>C operation up to 1 MHz. The master interface supports 7- and 10-bit slave addressing modes. Master device-arbitration algorithms are implemented, in accordance with the standard I<sup>2</sup>C protocol. A watchdog timer is provided to detect interface-error conditions.

The master interface is ideally suited for connection to external sensors such as accelerometers, gyroscopes, and magnetometers for motion-sensing and navigation applications. Other example accessories include barometers and ambient light sensors, for enhanced environmental awareness. Flow-control bits for the TX and RX data buffers enable easy integration with external devices and with internal DSP functions.

### 4.5.4.1 Interface configuration

The I<sup>2</sup>C master interface is supported using the I<sup>2</sup>C2\_SCL and I<sup>2</sup>C2\_SDA pins. Note these are dual-function pins, which must be configured for the I<sup>2</sup>C function if required—see Section 4.5.4.4 for details.

Clocking for the master interfaces is derived from DSPCLK, which must be enabled and present when using the I2C2 master interface. Standard I<sup>2</sup>C bus rates (10 kHz, 100 kHz, 400 kHz, and 1 MHz) are derived automatically from the DSPCLK frequency (see Section 4.10). The bus-clock (SCL) frequency is selected using I2C2\_SCL\_FREQ\_SEL. The I2C2\_REFCLK\_LOW bit indicates whether the DSPCLK frequency is high enough to support the requested SCL frequency.

**Note:** If the DSPCLK frequency lies within certain ranges, the SCL frequency exceeds the standard I<sup>2</sup>C bus rates and may be as high as 18 kHz, 170 kHz, 670 kHz, or 1.7 MHz according to the corresponding I2C2\_SCL\_FREQ\_SEL selection. The affected DSPCLK conditions are:

- 131.25–150 MHz (DSP CLK FREQ = 0x20D0–0x2580)
- 65.53–75 MHz (DSP CLK FREQ = 0x1062–0x12C0)
- 32.77-37.5 MHz (DSP CLK FREQ = 0x0831-0x0960)
- 16.41-18.75 MHz (DSP\_CLK\_FREQ = 0x041A-0x04B0)
- 8.20-9.38 MHz (DSP CLK FREQ = 0x020D-0x0258)

The slave address, on which the I<sup>2</sup>C transaction is implemented, is configured using I2C2\_SLV\_ADDR. The CS47L63 supports 7-bit and 10-bit slave-addressing modes, as selected by I2C2\_ADDR\_MODE. Note that Bit 0 of the device address is the R/W bit—this is configured automatically by the master-interface controller.



By default, the CS47L63 sends a stop condition on completion of a bus transaction and on receipt of a NACK status. The master interface can be configured to send a repeated-start condition using the I2C2\_RPT\_START and I2C2\_NACK\_RESPONSE bits.

The start byte (an optional byte, transmitted before the slave address) can be enabled using I2C2\_START\_BYTE\_EN.

A monitor function, for detecting error conditions on SCL, is enabled using I2C2\_SCL\_MON\_EN. This is supported using a watchdog timer, which is enabled using I2C2\_WDT\_EN. The watchdog timeout period is configured using WDT\_DUR. An error indication (and interrupt) is asserted if a slave device holds SCL low for longer than the timeout period.

The bus-arbitration function is configured using I2C2\_ARBIT\_RETRY—this selects whether the CS47L63 aborts or retries the I<sup>2</sup>C transaction if arbitration is lost. The maximum number of retry attempts is configured using I2C2\_ARBIT\_RETRY\_COUNT (the transaction aborts if the retries are unsuccessful).

#### 4.5.4.2 Transmit and Receive Data Buffers

The transmit (master write) and receive (master read) actions are supported by 16-byte data buffers, allowing continuous I2C transfers of up to 65,532 data bytes. The number of data bytes transferred in each I2C operation is configured using I2C2\_TX\_LENGTH and I2C2\_RX\_LENGTH.

Note: It is recommended to select a multiple of four data bytes in a master-write or master-read operation.

The I<sup>2</sup>C transmit and receive operations are implemented as follows:

- Data to be transmitted is managed using the TX data buffers; the application software must load data into the buffer registers (I2C2\_TX\_BYTEn) and then write 1 to the I2C2\_TX\_DONE bit to commit that data for transmission. The I2C2\_TX\_REQUEST bit, if set, indicates that the buffer registers are ready for loading new data. Internal buffering of the TX data enables uninterrupted I2C writes. If new data is not ready for transmission, SCL halts until the buffer registers have been filled.
  - The TX data buffer is accessed at a single register address containing four bytes of data. The I2C2\_TX\_BYTE*n* fields should be written up to four times (depending on the selected buffer size, up to 16 bytes) before writing to I2C2\_TX\_DONE.
- Data received on the interface is managed using the RX data buffers; the I2C2\_RX\_REQUEST bit, if set, indicates
  that the buffer registers contain new data. The application software must read the buffer registers (I2C2\_RX\_
  BYTEn), and then write 1 to the I2C2\_RX\_DONE bit to confirm the data has been read. Internal buffering of the RX
  data enables uninterrupted I2C reads. If the buffers are not ready to receive new data, SCL halts until the buffer
  registers have been read.
  - The RX data buffer is accessed at a single register address containing four bytes of data. The I2C2\_RX\_BYTE*n* fields should be read up to four times (depending on the selected buffer size, up to 16 bytes) before writing to I2C2\_RX\_DONE.

The master interface divides each I<sup>2</sup>C transaction into one or more data blocks. The block length is configurable using I<sup>2</sup>C<sup>2</sup>TX\_BLOCK\_LEN and I<sup>2</sup>C<sup>2</sup>RX\_BLOCK\_LEN. The block length is equal to the number of bytes transmitted/ received for each TX\_DONE/RX\_DONE action. The maximum block length is 16 bytes, corresponding to the size of the TX and RX data buffers.

**Note:** The TX/RX data-buffer registers contain four data bytes each. It is recommended to select a TX/RX block length that corresponds to a multiple of four bytes. If the block length is not a multiple of four, then one or more bytes of the last data-buffer read/write for each block is not used. For example, if the TX block length is ten bytes, the third write to the TX data buffer will contain only two valid bytes; the other bytes are ignored.

The order in which the data bytes in the TX/RX buffers are transferred depends on the selected I2C2\_WORD\_SIZE setting. Correct setting of the word size ensures that each data word is transmitted/received most-significant byte first.

The master interface is configured for read (RX) or write (TX) operation using I2C2\_READ\_WRITE\_SEL. Each I2C transfer is started by writing 1 to I2C2\_START. In the case of a master write, data must be committed to the TX data buffers using the TX\_DONE bit to enable the transfer to proceed—note that the first block of transmit data can be committed to the TX buffers before or after writing to I2C2\_START for the respective transfer.

The data buffer must be reset before each new I2C transaction by writing 1 to I2C2 BUF RESET.



An I<sup>2</sup>C transaction can be aborted by setting I2C2\_ABORT; this may be desirable if no response is received from the slave device. The data buffers should also be reset in this case, by writing 1 to I2C2\_BUF\_RESET.

### 4.5.4.3 Interrupts and Status Bits

The I2C2\_BUSY\_STS bit, if set, indicates that the master interface is executing an I2C transaction—this bit is set during each I2C transaction and cleared on completion. The number of bytes transmitted or received during the current transaction is indicated by I2C2\_BYTE\_COUNT.

The I2C2\_NACK\_STS bit, if set, indicates than a NACK error was received during the I<sup>2</sup>C transaction. The watchdog timeout, indicating SCL lock-up, is indicated using I2C2\_WDT\_TIMEOUT\_STS. If the master loses arbitration of the bus, this is indicated using I2C2\_ARBIT\_LOST\_STS.

The master interface provides input to the interrupt control circuit. An interrupt event is triggered on completion of each TX/RX block, and on completion of the I<sup>2</sup>C transaction—see Section 4.11.

Note that the I<sup>2</sup>C-done interrupt-status field is asserted each time an I<sup>2</sup>C transfer completes, including when an error condition has occurred. It is recommended that the status bits should be checked after each I<sup>2</sup>C transaction, so corrective action can be taken when necessary.

### 4.5.4.4 External Connections


The external connections associated with the I<sup>2</sup>C master interface (I2C2) are implemented on multifunction GPIO pins, which must be configured for the respective functions when required. The I<sup>2</sup>C connections are pin-specific alternative functions on the GPIO11–GPIO12 pins; see Section 4.12 to configure the GPIO pins for I<sup>2</sup>C operation.

The output drive strength of the I<sup>2</sup>C master-interface connections is configurable using the respective GPIO pin-control fields, as described in Section 4.12.

To select the I<sup>2</sup>C master interface, the SPI\_I2C\_MST\_SEL bit must be clear. See Table 4-32 for details.

**Note:** When writing to SPI\_I2C\_MST\_SEL, take care not to change other nonzero bits that are configured at the same register address.

Fig. 4-30 shows a typical master I<sup>2</sup>C write transfer.




Blue = Initiated by I<sup>2</sup>C Master Purple = Initiated by I<sup>2</sup>C Slave

Figure 4-30. Master I<sup>2</sup>C Write



Fig. 4-31 shows a typical master I<sup>2</sup>C read transfer.



Blue = Initiated by I<sup>2</sup>C Master Purple = Initiated by I<sup>2</sup>C Slave

Figure 4-31. Master I<sup>2</sup>C Read

Fig. 4-32 shows a typical master I<sup>2</sup>C write/read transfer; the read transaction is preceded by a repeated start.




Figure 4-32. Master I<sup>2</sup>C Write and Read

# 4.5.4.5 Master Interface Control Registers

The I2C2 control registers are described in Table 4-32.

Table 4-32. I2C2 Master Interface Control

Register Address	Bit	Label	Default	Description
R95616 (0x17580)	8	SPI_I2C_MST_SEL	1	SPI/I2C master interface select
CF_PAD_CTRL1				0 = I2C master, 1 = SPI master
R1048576 (0x100000)	2:0	I2C2_SCL_FREQ_	000	Selects the interface speed, i.e., SCL frequency.
I2C2_CONFIG1		SEL[2:0]		For most operating conditions, the SCL frequency is configured as follows:
				000 = 10 kHz 010 = 400 kHz
				001 = 100 kHz
				If the DSPCLK frequency is in the range 131.25–150 MHz, 65.53–75 MHz, 32.77–37.5 MHz, 16.41–18.75 MHz, or 8.2–9.38 MHz, the SCL frequency is configured as follows:
				000 = 18 kHz 010 = 670 kHz
				001 = 170 kHz 011 = 1.7 MHz
				All other codes are reserved.
				The SCL frequencies are approximate, and depend on the available DSPCLK frequency. The quoted SCL frequencies are maximum values for the respective operating conditions.
R1048580 (0x100004)	10:1	I2C2_SLV_ADDR[9:0]	0x000	Address of slave on which transactions are executed.
I2C2_CONFIG2				For 7-Bit Mode, lower 7 bits of field are used.
	0	I2C2_ADDR_MODE	0	Selects the addressing mode of I <sup>2</sup> C Master
				0 = 7-Bit Mode
				1 = 10-Bit Mode



Register Address	Bit	Label	Default	Description
R1048584 (0x100008)	3	I2C2_NACK_	0	Selects the action taken if NACK is received from Slave.
I2C2_CONFIG3		RESPONSE		0 = Stop Condition sent.
				1 = Stop Condition not sent; next transaction commences with a Repeated Start.
				Note that, if the Stop Condition is not sent, the master retains control of the bus until a subsequent action is scheduled. The next transaction commences with a Repeated Start in this case.
	2	I2C2_SCL_MON_EN	1	Enables bus monitoring functions on SCLK
				0 = Disabled
				1 = Enabled
				This feature enables support for clock stretching by slave devices, and enables bus synchronization as part of multimaster operation.
	1	I2C2_RPT_START	0	Selects the action taken on completion of a bus transaction.  0 = Stop Condition sent.
				1 = Stop Condition not sent; next transaction commences with a Repeated Start.
				Note that, if the Stop Condition is not sent, the master retains control of the bus until a subsequent action is scheduled. The next transaction commences with a Repeated Start in this case.
	0	I2C2 START BYTE EN	0	Selects whether a Start Byte is transmitted before an I <sup>2</sup> C transaction.
				0 = Disabled
				1 = Enabled
				The Start Byte is a dummy transaction that provides support for bus devices that use low-frequency polling to detect I <sup>2</sup> C activity. The Start Byte, when enabled, is transmitted before the Slave Address bytes. It is not acknowledged on the bus by any device.
R1048588 (0x10000C) I2C2_CONFIG4	10:1	I2C2_ARBIT_RETRY_ COUNT[9:0]	0x000	Selects the maximum number of retry attempts, following loss of bus arbitration. Only valid if I2C2_ARBIT_RETRY = 1.
				Coded as integer, LSB = 1.
	0	I2C2_ARBIT_RETRY	0	Selects the action taken on loss of bus arbitration.
				0 = Abort the I <sup>2</sup> C transaction
D4040500 (0::400040)	4.4	IOOO WOT DUDGOO	0440	1 = Retry the I <sup>2</sup> C transaction
R1048592 (0x100010) I2C2_CONFIG5	4:1	I2C2_WDT_DUR[3:0]	0110	Watchdog Timer (WDT) timeout duration $0x0 = 0.5 \text{ ms} \qquad 0x8 = 50 \text{ ms}$
IZOZ_CONFIGS				0x0 = 0.5 ms
				0x2 = 2  ms $0x3 = 70  ms$
				0x3 = 5 ms
				0x4 = 10 ms
				0x5 = 20  ms $0xD = 100  ms$
				0x6 = 30 ms
				0x7 = 40 ms
	0	I2C2_WDT_EN	1	Watchdog Timer (WDT) control
				0 = Disabled
				1 = Enabled
				When bus monitoring functions are enabled (I2C2_SCL_MON_EN = 1), the watchdog timer is used to detect the SCL line being pulled low for a prolonged duration.
R1048704 (0x100080) I2C2_STATUS1	2	I2C2_WDT_TIMEOUT_ STS	0	Watchdog Timer (WDT) Error Status. This bit, when set, indicates that the WDT expired during the I <sup>2</sup> C transaction.
				This bit is latched when set; it is only cleared on next I <sup>2</sup> C transaction.
	1	I2C2_ARBIT_LOST_ STS	0	Arbitration Error Status. This bit, when set, indicates that arbitration was lost during the I <sup>2</sup> C transaction.
				This bit is latched when set; it is only cleared on next I <sup>2</sup> C transaction.
	0	I2C2_NACK_STS	0	NACK Error Status. This bit, when set, indicates that a NACK Error signal was received during the I <sup>2</sup> C transaction.
				This bit is latched when set; it is only cleared on next I <sup>2</sup> C transaction.
R1048832 (0x100100) I2C2_CONTROL1	0	I2C2_START	0	Starts the I <sup>2</sup> C transaction Write 1 to start.



Register Address	Bit	Label	Default	Description
R1048836 (0x100104)	8	I2C2_BUF_RESET	0	Buffer reset control bit.
I2C2_CONTROL2				Write 1 to clear the TX and RX data buffers.
	0	I2C2_ABORT	0	Stops an I <sup>2</sup> C transaction Setting this bit to 1 aborts any ongoing I <sup>2</sup> C transaction. Note that further
				I <sup>2</sup> C activity is not possible until this bit is returned to 0.
R1048844 (0x10010C) I2C2_CONFIG7	17:16	I2C2_WORD_SIZE[1:0]	00	Selects the data word format. I2C transactions are made up of 1-Byte data words; the sequence order of these words differs according to the applicable word format.
				Correct setting of the I2C2_WORD_SIZE field ensures that each data word is transmitted/received as MSB first.
				00 = 8-bit (1, 2, 3, 4)
				01 = 16-bit (2, 1, 4, 3)
				10 = 32-bit (4, 3, 2, 1)
				The bracketed numbers describe the order in which applicable I2C2_ [TX RX]_BYTEx fields are transmitted/received over the I2C interface.
	0	I2C2_READ_WRITE_	0	Selects the I <sup>2</sup> C Command type
		SEL		0 = Master Write
				1 = Master Read
R1048844 (0x10010C)	20:0	I2C2_TX_ LENGTH[20:0]	0x00_ 0000	Selects the total number of data bytes in an I <sup>2</sup> C Write operation.
I2C2_CONFIG8		LLINGTT [20.0]	0000	0x00_0000 = 1 byte
				0x00_0000 = 1 byte
				0x00 0000 = 2 bytes
R1048848 (0x100110)	20:0	I2C2 RX	0x00_	Selects the total number of data bytes in an I <sup>2</sup> C Read operation.
I2C2 CONFIG9		LENGTH[20:0]	0000	0x00 0000 = 1 byte
_				0x00_0000 = 1 byte
				0x00_0000 = 2 bytes
				0x00_0000 = 3 bytes
R1048852 (0x100114) I2C2_CONFIG10	7:0	I2C2_TX_BLOCK_ LEN[7:0]	0x10	Selects the TX data-block size. This is also the interval at which the I2C2 block interrupt is triggered during I2C write operations.
				0x00 = 1  byte $0x05 = 5  bytes$
				0x01 = 1 byte
				0x02 = 2 bytes
R1048856 (0x100118)	7:0	I2C2_RX_BLOCK_	0x10	0x03 = 3 bytes All other codes are reserved  Selects the RX data-block size. This is also the interval at which the
I2C2_CONFIG11	7.0	LEN[7:0]	0.10	I2C2 block interrupt is triggered during I2C read operations.
				0x00 = 1 byte
				0x01 = 1 byte
				0x02 = 2 bytes         0x10 = 16 bytes           0x03 = 3 bytes         All other codes are reserved
R1048860 (0x10011C)	4	I2C2_RX_DONE	0	RX Buffer access control bit. Write 1 to indicate that data in the RX
I2C2_CONTROL3	,	1202_101_20112		Buffer has been read.
				In normal operation, a 1 is written after reading the RX buffer. This causes the I2C2 RX REQUEST bit to be cleared. (Note that, if further
				data is available to read, the I2C2_RX_REQUEST bit remains set in this
				case.)
	0	I2C2_TX_DONE	0	TX Buffer access control bit. Write 1 to indicate the TX Buffer has been filled with data for transmission.
				In normal operation, a 1 is written after writing the TX buffer. This causes the I2C2_TX_REQUEST bit to be cleared.
R1049088 (0x100200)	8	I2C2_BUSY_STS	0	Master interface busy status
I2C2_STATUS2				This bit, when set, indicates that the master interface is executing an I <sup>2</sup> C
		IOCO DV DECLIECT	0	transaction.
	4	I2C2_RX_REQUEST	0	RX Buffer flow control bit 0 = No data available to read
				1 = Buffer data is available to read
	0	I2C2_TX_REQUEST	0	TX Buffer flow control bit
	-			0 = TX buffer not available to write
				1 = TX buffer is available to write



Register Address	Bit	Label	Default	Description
R1049092 (0x100204)	20:0	I2C2_BYTE_	0x00_	Number of data bytes transferred in current transaction.
I2C2_STATUS3		COUNT[20:0]	0000	Note that this field is cleared on completion of the I <sup>2</sup> C transaction.
R1049096 (0x100208)	16	I2C2_REFCLK_LOW	0	Reference clock source status.
I2C2_STATUS4				Indicates whether the DSPCLK frequency is high enough to support the
				requested SCL rate.
				0 = Clock frequency is ok
				1 = Clock frequency is too low
	15:0	I2C2_REFCLK_FREQ_	0x0000	I2C2 clock reference frequency (read only).
		STS[15:0]		This is the clocking frequency of the I2C2 circuit, derived by division of
				DSPCLK. The I2C2 watchdog timer (WDT) counts at this rate.
				Coded as LSB = 1/64 MHz.
R1049104 (0x100210)	31:24	I2C2_TX_BYTE4[7:0]	0x00	TX Byte 4
I2C2_TX1	23:16	I2C2_TX_BYTE3[7:0]	0x00	TX Byte 3
	15:8	I2C2_TX_BYTE2[7:0]	0x00	TX Byte 2
	7:0	I2C2_TX_BYTE1[7:0]	0x00	TX Byte 1
R1049108 (0x100214)	31:24	I2C2_RX_BYTE4[7:0]	0x00	RX Byte 4
I2C2_RX1	23:16	I2C2_RX_BYTE3[7:0]	0x00	RX Byte 3
	15:8	I2C2_RX_BYTE2[7:0]	0x00	RX Byte 2
	7:0	I2C2_RX_BYTE1[7:0]	0x00	RX Byte 1

### 4.5.5 SPI Master Interface

The CS47L63 incorporates a master SPI interface, offering flexible capability to support external sensors and similar peripheral components.

The SPI master interface (SPI2) supports high-speed data transfers to/from external components or accessories. It is ideally suited to controlling flash-memory components. The interface supports four slave-select (SS) outputs. High-bandwidth transfers are supported at clock (SCK) frequencies up to 24.576 MHz.

The interface supports write, read, and write-then-read commands, enabling compatibility with a wide variety of control protocols for external devices. In Host Mode, 64-byte data buffers are used to support continuous transfers (up to 4 MB) across the external interface. In DMA Mode, the interface transfers data to/from a configurable location within the register map; circular-buffer operation can be configured, accessing one region of register addresses on a cyclic basis.

### 4.5.5.1 Interface Configuration

The SPI master interface is supported using the SPI2\_SS, SPI2\_SCK, SPI2\_MOSI, and SPI2\_MISO pins. Note these are dual-function pins, which must be configured for the SPI function if required—see Section 4.5.5.5 for details.

The SPI master interface speed (SCK frequency) is selected using SPI2\_SCLK\_FREQ\_SEL. Clocking for the SPI interface is derived from DSPCLK, which must be enabled and present whenever the SPI master interface is used. See Section 4.10 for details of the system clocks.

Note that, depending on the DSPCLK frequency and the available dividers, the actual SCK frequency may differ from the selected frequency. The SCK frequency, indicated by SPI2\_SCLK\_FREQ\_STS, is the closest available frequency that is less than or equal to the frequency selection.

The interface supports four slave-select (SS) outputs, enabling multiple devices to be individually accessed on a shared bus. The active SS output is configured using SPI2\_SS\_SEL; the selected pin is asserted (Logic 0) at the start of a transaction and deasserted (Logic 1) at the end. Timing of the SS function is configurable using SPI2\_SS\_IDLE\_DUR and SPI2\_SS\_DELAY\_DUR as defined in Table 4-33. The SS output can also be asserted by setting SPI2\_SS\_FRC.

The interface supports selectable phase/polarity control of the clock (SCK) and data (MISO, MOSI) lines; this is provided using SPI2 DPHA, SPI2 CPHA, and SPI2 CPOL as described in Table 4-33.

The interface supports either bidirectional data on the MOSI pin or separate input/output data connections on MOSI and MISO—this is configured using SPI2 3WIRE.



Typical connections for the SPI master interface are illustrated in Fig. 4-33, Fig. 4-34, and Fig. 4-35.




Figure 4-33. 3-Wire Mode

Figure 4-34. 4-Wire Mode




Figure 4-35. Multiple-Slave Configuration

The SPI master interface supports write (TX), read (RX), and write-then-read (TX-RX) transactions. The TX-RX transaction is typically used to read data from a slave device—the TX phase is used to send command words to the slave, and the RX phase is used to receive the respective data words.

### 4.5.5.2 Host Mode

In Host Mode, the transmit (master write) and receive (master read) actions are supported by 64-byte data buffers, allowing continuous SPI transfers of up to 4,194,304 data bytes. The SPI master interface is in Host Mode if SPI2\_DMA\_EN = 0.

The SPI transmit and receive operations are implemented as follows:

Data to be transmitted is managed using the TX data buffer; the application software must load data into the buffer and then commit that data for transmission by writing 1 to SPI2\_TX\_DONE. The SPI2\_TX\_REQUEST bit, if set, indicates the buffer is ready for new data. Internal buffering of the TX data enables uninterrupted SPI writes.
 The TX data buffer is accessed at a single register address: the SPI2\_TX\_DATA field should be written up to 16 times (corresponding to the TX block length—up to 64 bytes) before writing to SPI2\_TX\_DONE.



Data received on the interface is managed using the RX data buffer; the SPI2\_RX\_REQUEST bit, if set, indicates
the buffer contains new data. The application software must read the buffer data and then confirm the data has been
read by writing 1 to SPI2\_RX\_DONE. Internal buffering of the RX data enables uninterrupted SPI reads.

The RX data buffer is accessed at a single register address: the SPI2\_RX\_DATA field should be read up to 16 times (corresponding to the RX block length—up to 64 bytes) before writing to SPI2\_RX\_DONE.

The interface may stall (SCK stopped) if TX data is not available or if RX data is not read at the required rate. An interrupt event is triggered under these conditions—see Section 4.5.5.4.

Note: The SPI2 STALL EN bit must be set in all cases.

The SPI master divides each SPI transaction into one or more data blocks. The block length—configured using SPI2\_TX\_BLOCK\_LENGTH and SPI2\_RX\_BLOCK\_LENGTH—is equal to the number of bytes transmitted/received for each TX\_DONE/RX\_DONE action. The maximum block length is 64 bytes, corresponding to the size of the TX and RX data buffers. The block interrupt (see Section 4.5.5.4) is triggered following each TX/RX block transferred.

The total number of data bytes transferred in each SPI transaction is configured using SPI2\_TX\_LENGTH and SPI2\_RX\_ LENGTH. In the case of a Write-then-Read command, both fields must be configured for the respective portions of the SPI transaction.

The order in which the data bytes in the TX/RX buffers are transferred depends on the selected SPI2\_WORD\_SIZE setting. Correct setting of the word size ensures that each data word is transmitted/received most-significant byte first.

**Note:** The block length (SPI2\_TX\_BLOCK\_LENGTH and SPI2\_RX\_BLOCK\_LENGTH) and the total number of data bytes (SPI2\_TX\_LENGTH and SPI2\_RX\_LENGTH) must each represent an integer multiple of the selected word size. For example, if the word size is 32 bits, the block length and transfer length must be a multiple of four bytes.

The SPI command type (read, write, or write-then-read) is configured using SPI2\_CMD.

The SPI command is started by writing 1 to SPI2\_START. In the case of a master write, data must be committed to the TX data buffers using the TX\_DONE bit to enable the transfer to proceed—note that the first block of transmit data can be committed to the TX buffers before or after writing to SPI2\_START for the respective transfer.

An ongoing SPI transaction can be aborted by writing 1 to SPI2 ABORT.

Fig. 4-36 shows a write-then-read transaction.




Figure 4-36. SPI Master Write-then-Read

# 4.5.5.3 DMA Mode

In DMA Mode, the SPI master interface transfers data directly to/from a configurable location within the register map. Circular-buffer operation can be configured, with the interface accessing a defined region of addresses on a cyclic basis. The SPI master interface is in DMA Mode if SPI2 DMA EN = 1.

In DMA Mode, SPI transactions are configured by defining the start-address location and the length of the transfer. The start address (SPI2\_TX\_DMA\_START\_ADDR and SPI2\_RX\_DMA\_START\_ADDR) defines the register location of the first data word in the transfer. The register address auto-increments by four bytes for every 32-bit word transmitted or received.



The SPI master divides each SPI transaction into one or more data blocks. In DMA Mode, the block length is configured using SPI2\_TX\_DMA\_BLOCK\_LEN or SPI2\_RX\_DMA\_BLOCK\_LEN. The block interrupt (see Section 4.5.5.4) is triggered following each TX/RX block transferred. The SPI2\_DMA\_BLOCK\_DONE\_STS bit is set following each TX/RX block.

Note: SPI2\_TX\_BLOCK\_LENGTH and SPI2\_RX\_BLOCK\_LENGTH should be set to 0x03 in DMA Mode.

Circular-buffer operation is supported in DMA Mode. The size of the circular buffer is defined as a number of data blocks; this is configured using SPI2\_TX\_DMA\_BUF\_BLOCK\_NUM or SPI2\_RX\_DMA\_BUF\_BLOCK\_NUM. The circular buffer is disabled if the number of blocks is 0.

- If the circular buffer is disabled, one or more blocks of data are transferred until the transfer length is reached.
- If the circular buffer is enabled, the contents of the buffer are transferred in a cyclic pattern until the transfer length is reached. At the end of the buffer (DMA\_BUF\_BLOCK\_NUM \* DMA\_BLOCK\_LEN bytes), the register address returns to START\_ADDR. Note that each SPI transaction starts from START\_ADDR, regardless of the end address of the previous transaction.

The total number of data bytes transferred in each SPI transaction is configured using SPI2\_TX\_LENGTH and SPI2\_RX\_LENGTH. In the case of a write-then-read command, both fields must be configured for the respective portions of the SPI transaction. Note that preamble bytes (see below) are not included in the number of data bytes configured by these fields.

The order in which the data bytes are transferred depends on the selected SPI2\_WORD\_SIZE setting. Correct setting of the word size ensures that each data word is transmitted/received most-significant byte first.

**Note:** The block length (SPI2\_TX\_DMA\_BLOCK\_LEN and SPI2\_RX\_DMA\_BLOCK\_LEN) and the total number of data bytes (SPI2\_TX\_LENGTH and SPI2\_RX\_LENGTH) must each represent a multiple of four bytes. This is required regardless of the selected word size.

The SPI command type (Read, Write, or Write-then-Read) is configured using SPI2\_CMD. The SPI command is started by writing 1 to SPI2\_START. An ongoing SPI transaction can be aborted by writing 1 to SPI2\_ABORT.

In DMA Mode, the data associated with a read or write command is received or transmitted at register addresses that are referenced to the respective start-address location (SPI2\_TX\_DMA\_START\_ADDR or SPI2\_RX\_DMA\_START\_ADDR). For a write-then-read command, the data associated with the read phase is referenced to the respective start address; the write data is configured using the TX data buffer as described below.

- The write phase of a write-then-read command is managed using the TX data buffer; the application software must load data into the buffer and then commit that data for transmission by writing 1 to SPI2\_TX\_DONE. The SPI2\_TX\_ REQUEST bit, if set, indicates the buffer is ready for new data.
- The TX data buffer is accessed at a single register address: the SPI2\_TX\_DATA field should be written up to 16 times (corresponding to the write-data length) before writing to SPI2\_TX\_DONE. The maximum length of the write data is 64 bytes, corresponding to the size of the TX data buffer.
- The write data must be loaded into the TX data buffer before writing to SPI2 START to initiate the command.

In DMA Mode, data output of a write command can be preceded by *preamble* data bytes. The preamble phase of the transfer can be used for configuration bytes at the start of the SPI transaction; this may be desirable if the configuration bytes are formatted differently to the main data. Note the preamble is not supported for a write-then-read command.

- The preamble phase is enabled by setting SPI2\_DMA\_PREAMBLE\_EN. The preamble is valid for write commands only—SPI2\_DMA\_PREAMBLE\_EN has no effect on other commands. The number of preamble data words (up to 64 bytes) is configured using SPI2\_DMA\_PREAMBLE\_LENGTH.
- The preamble data to be transmitted is managed using the TX data buffer; the application software must load data
  into the buffer and then commit that data for transmission by writing 1 to SPI2\_TX\_DONE. The SPI2\_TX\_
  REQUEST bit, if set, indicates the buffer is ready for new data.
  - The TX data buffer is accessed at a single register address: the SPI2\_TX\_DATA field should be written up to 16 times (corresponding to the preamble length—up to 64 bytes) before writing to SPI2\_TX\_DONE.
- The preamble data must be loaded into the TX data buffer before writing to SPI2 START to initiate the command.



The order in which the preamble bytes are transmitted depends on the word size; this is configured using SPI2\_WORD\_SIZE and applies to the main data transfer as well as the preamble data. Correct setting of the word size ensures that each data word is transmitted/received most-significant byte first. The preamble length must represent an integer multiple of the selected word size.

Fig. 4-37 shows a write transaction, including preamble data bytes.




Figure 4-37. SPI Master Write, with Preamble

### 4.5.5.4 Interrupts and Status Bits

The SPI2\_BUSY\_STS bit, if set, indicates that the master interface is executing an SPI transaction—this bit is set during each SPI transaction and cleared on completion. Additional status bits are provided to indicate successful transfer, aborted transfer, DMA error, and DMA block-done conditions—see Table 4-33.

The number of data bytes transferred in the current SPI transaction is indicated using SPI2\_TX\_BYTE\_COUNT and SPI2\_RX\_BYTE\_COUNT.

In DMA Mode, the register address of the data word currently being transferred is indicated using SPI2\_TX\_DMA\_ADDR and SPI2\_RX\_DMA\_ADDR. The block number (within the circular buffer) currently being transferred is indicated using SPI2\_TX\_DMA\_BUF\_BLOCK\_CUR and SPI2\_RX\_DMA\_BUF\_BLOCK\_CUR.

The SPI master interface provides inputs to the interrupt control circuit. An interrupt event is triggered by a stall condition, completion of each TX/RX block, and on completion of the SPI transaction—see Section 4.11.

- Stall interrupt indicates TX (or preamble) data has not been written to the TX buffer, or RX data has not been read from the RX buffer.
- Block interrupt indicates a block of data has been transferred. In Host Mode, each block represents SPI2\_[TX/RX]\_ BLOCK\_LENGTH bytes. In DMA Mode, each block represents SPI2\_[TX/RX]\_DMA\_BLOCK\_LEN bytes.
- Done interrupt indicates completion of a SPI transfer, including when an error condition has occurred. It is recommended that the status bits should be checked after each SPI transaction, so corrective action can be taken if necessary.

### 4.5.5.5 External Connections

The external connections associated with the SPI master interface (SPI2) are implemented on multifunction GPIO pins, which must be configured for the respective functions when required. The SPI2 connections are pin-specific alternative functions on the GPIO9–GPIO12 pins; see Section 4.12 to configure the GPIO pins for SPI2 operation.

The output drive strength of the SPI master-interface connections is configurable using the respective GPIO pin-control fields, as described in Section 4.12.

The Slave Select 1–4 outputs are available on all GPIO pins, as described in Section 4.12. Note the Slave Select 1 function is the same signal as the pin-specific SS function on GPIO9.

To select the SPI master interface, the SPI\_I2C\_MST\_SEL bit must be set. See Table 4-33 for details.

**Note:** When writing to SPI\_I2C\_MST\_SEL, take care not to change other nonzero bits that are configured at the same register address.



# 4.5.5.6 Master Interface Control Registers

The SPI2 control registers are described in Table 4-33.

Table 4-33. SPI2 Master Interface Control

Register Address	Bit	Label	Default		Desc	ription	
R95616 (0x17580)	8	SPI_I2C_MST_SEL	1	SPI/I2C master in	nterface select		
CF_PAD_CTRL1				0 = I2C master, 1	= SPI master		
R1067008 (0x104800)	5:0	SPI2_SCLK_FREQ_	0x00	SPI2 master inter	face frequency (i.e	e., SCK frequency)	in MHz
SPI2_SPI_CLK_		SEL[5:0]		0x00=Reserved	0x0C=1.5	0x18=4.21875	0x24=11.92188
CONFIG				0x01=Reserved	0x0D=1.625	0x19=4.609375	0x25=13
				0x02=0.640625	0x0E=1.78125	0x1A=5.015625	0x26=14.1875
				0x03=0.6875	0x0F=1.9375	0x1B=5.46875	0x27=15.46875
				0x04=0.75	0x10=2.109375	0x1C=5.96875	0x28=16.85938
				0x05=0.8125	0x11=2.3125	0x1D=6.5	0x29=18.39063
				0x06=0.890625	0x12=2.515625	0x1E=7.09375	0x2A=20.0625
				0x07=0.96875	0x13=2.734375	0x1F=7.734375	0x2B=21.875
				0x08=1.0625	0x14=2.984375	0x20=8.4375	0x2C=23.84375
				0x09=1.15625	0x15=3.25	0x21=9.203125	0x2D=26
				0x0A=1.265625	0x16=3.546875	0x22=10.03125	
				0x0B=1.375	0x17=3.875	0x23=10.9375	
				All other codes ar	re reserved.		
					ed from DSPCLK, vocies are approximately.		
R1067020 (0x10480C)	15:0	SPI2_SCLK_FREQ_	0x0000	SPI2 master inter	face frequency (R	ead only)	
SPI2_SPI_CLK_ STATUS1		STS[15:0]		Coded as LSB =	1/64 MHz.		



Register Address	Bit	Label	Default	Description	
R1067024 (0x104810)	27:24	SPI2_SS_IDLE_	0x0	SPI2 slave select (SS) idle duration	
SPI2_SPI_CONFIG1		DUR[3:0]		Minimum idle time between successive transactions, measured with respect to SCK cycle time.	
				0x0 = 0.5  cycles $0x4 = 2.0  cycles$	
				0x1 = 0.5 cycles	
				0x2 = 1.0  cycle $0xF = 7.5  cycles$	
				0x3 = 1.5 cycles	
	19:16	SPI2_SS_DELAY_	0x0	SPI2 slave select (SS) delay duration	
		DUR[3:0]		Time between asserting SS and the first data bit, also the time between the last data bit and deasserting SS, each measured with respect to SCK cycle time.	
				0x0 = 0.5 cycles $0x4 = 2.0$ cycles	
				0x1 = 0.5 cycles	
				0x2 = 1.0  cycle $0xF = 7.5  cycles$	
				0x3 = 1.5 cycles	
	8	SPI2_3WIRE	0	SPI2 three-wire mode	
		01 12_0WINE		Configures the SIO0 data pin for bidirectional data input/output. Only valid if SPI2_SIO_WIDTH = 0.	
				0 = 4-wire Mode (data output on SPI2_MOSI, data input on SPI2_MISO)	
				1 = 3-wire Mode (data input/output on SPI2_MOSI)	
	6	SPI2 DPHA	0	SPI2 data (SIOn) phase control	
		_		0 = RX data is valid 180 degrees (half SCK cycle) after TX data valid	
				1 = RX data is valid 360 degrees (full SCK cycle) after TX data valid	
	5	SPI2_CPHA	0	SPI2 clock (SCK) phase control	
		_		0 = TX data is valid on odd-numbered SCK edges (1, 3, 5, etc.)	
				1 = TX data is valid on even-numbered SCK edges (2, 4, 6, etc.)	
	4	SPI2_CPOL	0	SPI2 clock (SCK) polarity control	
		_		0 = SCK idle state is Logic 0	
				1 = SCK idle state is Logic 1	
	2:0	SPI2_SS_SEL[2:0]	000	SPI2 slave select (SS) control	
				Selects the active SS pin. The active SS pin is asserted (Logic 0) at the	
				start of the transaction and deasserted (Logic 1) at the end of the transaction.	
				000 = SPI2_SS1	
				001 = SPI2_SS2 All other codes are reserved.	
				010 = SPI2_SS3	
R1067028 (0x104814)	0	SPI2_SS_FRC	0	SPI2 slave select (SS) force	
SPI2_SPI_CONFIG2				Forces the active SS pin to be asserted (Logic 0).	
				0 = Normal	
				1 = SS asserted (Logic 0)	
R1067044 (0x104824)	16	SPI2_STALL_EN	0	SPI2 stall control	
SPI2_SPI_CONFIG3				0 = Disabled	
				1 = Enabled	
				This bit should be set at all times.	
R1067056 (0x104830)	0	SPI2_DMA_EN	0	SPI2 Mode select	
SPI2_SPI_CONFIG7				0 = Host Mode	
				1 = DMA Mode	



Register Address	Bit	Label	Default	Description
R1067264 (0x104900)	3	SPI2_DMA_BLOCK_	0	SPI2 DMA block status
SPI2_SPI_STATUS1		DONE_STS		This bit, if set, indicates completion of a TX/RX data-block transfer (the block length is configured using SPI2_TX/RX_DMA_BLOCK_LEN). Valid in DMA Mode only. The bit is cleared by writing 1; it is also cleared when SPI2_START is written.
	2	SPI2_DMA_ERR_STS	0	SPI2 DMA error status
				This bit, if set, indicates an error was encountered during the DMA transaction. The bit is cleared when SPI2_START is written or when DMA Mode is disabled.
	1	SPI2_ABORT_STS	0	SPI2 abort status
				This bit, if set, indicates a SPI transaction was aborted. The bit is cleared when SPI2_START is written.
	0	SPI2_DONE_STS	0	SPI2 done status
				This bit, if set, indicates a SPI transaction completed successfully. The bit is cleared when SPI2_START is written.
R1067520 (0x104A00)	0	SPI2_START	0	SPI2 start control
SPI2_CONFIG1				Write 1 to start the SPI transaction.
R1067524 (0x104A04)	0	SPI2_ABORT	0	SPI2 abort control
SPI2_CONFIG2				Write 1 to abort the SPI transaction.
R1067528 (0x104A08) SPI_CONFIG3	18:16	SPI2_WORD_ SIZE[2:0]	00	SPI2 word size Selects the data-word format, ensuring each data word is transmitted/ received MSB first.
				00 = 8-bit (7:0, 15:8, 23:16, 31:24)
				01 = 16-bit (15:9, 31:16)
				10 = 32-bit (31:0)
				11 = Reserved
				The bracketed numbers describe the order in which the TX/RX data bits are transmitted/received over the SPI interface.
	1:0	SPI2_CMD[1:0]	0	SPI2 command type
				00 = Write
				01 = Read
				10 = Write then Read
D4007500 (0.404400)	04.0	ODIO TV	0.00	11 = Reserved
R1067532 (0x104A0C)	21:0	SPI2_TX_ LENGTH[21:0]	0x00_ 0000	SPI2 transmit length
SPI_CONFIG4		LLINOTTI[ZT.0]	0000	Selects the number of data bytes in a SPI Write operation.
				0x00_0000 = 1 byte 0x00_0001 = 2 bytes
				0x00_0001 = 2 bytes 0x00_0010 = 3 bytes
				0x3F_FFFF = 4,194,304 bytes
				Note this field selects the number of data bytes only—it does not include
				preamble bytes. The number of data bytes must represent an integer number of data words (where the data-word size is set by SPI2_WORD_SIZE). In DMA Mode, the transmit length must represent a multiple of four bytes.
R1067552 (0x104A20)	21:0	SPI2_RX_	0x00_	SPI2 receive length
SPI_CONFIG5		LENGTH[21:0]	0000	Selects the number of data bytes in a SPI Read operation.
_				0x00_0000 = 1 byte
				0x00_0001 = 2 bytes
				0x00_0010 = 3 bytes
				0x3F_FFFF = 4,194,304 bytes
				The number of data bytes must represent an integer number of data words
				(where the data-word size is set by SPI2_WORD_SIZE). In DMA Mode, the receive length must represent a multiple of four bytes.



Register Address	Bit	Label	Default	Description
R1067556 (0x104A24)	5:0	SPI2_TX_BLOCK_	0x00	SPI2 transmit block length
SPI2_CONFIG6		LENGTH[5:0]		In Host Mode, this field selects the interval at which the SPI2 block interrupt is triggered during SPI write operations.
				0x00 = 1 byte
				0x01 = 2 bytes
				0x02 = 3 bytes
				0x3F = 64 bytes
				In DMA Mode, this field should be set to 0x03.
R1067560 (0x104A28)	5:0	SPI2_RX_BLOCK_	0x00	SPI2 receive block length
SPI2_CONFIG7		LENGTH[5:0]		In Host Mode, this field selects the interval at which the SPI2 block interrupt is triggered during SPI read operations.
				0x00 = 1 byte
				0x01 = 2 bytes
				0x02 = 3 bytes
				0x3F = 64 bytes
				In DMA Mode, this field should be set to 0x03.
R1067564 (0x104A2C)	4	SPI2_RX_DONE	0	SPI2 receive buffer control
SPI2_CONFIG8				Write 1 to indicate that data in the RX buffer has been read. In normal operation, a 1 is written after reading the RX buffer; this causes SPI2_RX_REQUEST to be cleared. Note that, if further data is available to read, SPI2_RX_REQUEST remains set.
				Valid in Host Mode only; the RX buffer is used for read commands and for write-then-read commands.
	0	SPI2_TX_DONE	0	SPI2 transmit buffer control
				Write 1 to indicate the TX buffer has been filled with data for transmission. In normal operation, a 1 is written after writing the TX buffer; this causes SPI2_TX_REQUEST to be cleared.
				In Host Mode, the TX buffer is used for write commands and for write-then-read commands.
				In DMA Mode, the TX buffer is used for write-command preamble data, and for the write phase of a write-then-read command.
R1067568 (0x104A30)	24	SPI2 DMA	0	SPI2 preamble enable
SPI2_DMA_CONFIG1		PREAMBLE_EN		Enables preamble data bytes to be transmitted at the start of a Write command. Preamble bytes are configured using the transmit-data buffer. Valid in DMA Mode only.
				0 = Disabled
				1 = Enabled
	5:0	SPI2_DMA_	0x00	SPI2 preamble length
		PREĀMBLĒ_ LENGTH[5:0]		Configures the number of preamble data bytes.
				0x00 = 1 byte
				0x01 = 2 bytes
				0x02 = 3 bytes
				 0x3F = 64 bytes



Register Address	Bit	Label	Default	Description
R1067776 (0x104B00)	8	SPI2_BUSY_STS	0	SPI2 busy status
SPI2_STATUS1				This bit, if set, indicates a transaction is in progress on the SPI master interface.
	4	SPI2_RX_REQUEST	0	SPI2 receive buffer status
				0 = No data available to read
				1 = Buffer data is available to read
				Valid in Host Mode only; the RX buffer is used for read commands and for write-then-read commands.
	0	SPI2_TX_REQUEST	0	SPI2 transmit buffer status
				0 = TX buffer not available to write
				1 = TX buffer is available to write In Host Mode, the TX buffer is used for write commands and for
				write-then-read commands.
				In DMA Mode, the TX buffer is used for write-command preamble data, and for the write phase of a write-then-read command.
R1067780 (0x104B04)	21:0	SPI2_TX_BYTE_	0x00_	SPI2 transmit byte count
SPI2_STATUS2		COUNT[21:0]	0000	Indicates the number of data bytes transferred in the current transaction.
R1067784 (0x104B08)	21:0	SPI2_RX_BYTE_	0x00_	SPI2 receive byte count
SPI2_STATUS3		COUNT[21:0]	0000	Indicates the number of data bytes transferred in the current transaction.
R1067792 (0x104B10)	26:0	SPI2_TX_DMA_ START_ADDR[26:0]	0x000_ 0000	SPI2 transmit DMA start address
SPI2_TX_DMA_ START_ADDR		OTAINI_NDDN(20.0]	0000	Register address of the first data word of an TX DMA transaction.
R1067796 (0x104B14)	26:0	SPI2 TX DMA	0x000	SPI2 transmit DMA current address
SPI2_TX_DMA_ADDR		ADDR[26:0]	0000	Register address of the current data word of an TX DMA transaction.
R1067804 (0x104B1C)	26:0	SPI2_RX_DMA_	0x000_	SPI2 receive DMA start address
SPI2_RX_DMA_		START_ADDR[26:0]	0000	Register address of the first data word of an RX DMA transaction.
START_ADDR	00.0	ODIO DV DATA	0.000	lonio i più
R1067808 (0x104B20)	26:0	SPI2_RX_DMA_ ADDR[26:0]	0x000_ 0000	SPI2 receive DMA current address Register address of the current data word of an RX DMA transaction.
SPI2_RX_DMA_ADDR R1067820 (0x104B2C)	21:0	SPI2 TX DMA	0x00	SPI2 transmit DMA block length
SPI2 TX DMA	21.0	BLOCK_LEN[21:0]	0000	Selects the block size for a TX DMA transaction.
BLOCK_LEN				0x00_0000 = 0 bytes
				0x00_0004 = 4 bytes
				0x00_0008 = 8 bytes
				0x3F_FFFC = 4,194,300 bytes
D4007004 (0, 404D00)	7.0	ODIO TV DAA DUE	0.00	All other codes are reserved
R1067824 (0x104B30)	7:0	SPI2_TX_DMA_BUF_ BLOCK_NUM[7:0]	0x00	SPI2 transmit DMA block control Selects the number of blocks in the TX DMA circular buffer.
SPI2_TX_DMA_BUF_ BLOCK NUM		BEGGIN_NOM[1.0]		0x00 = 0 blocks (circular buffer disabled)
				0x01 = 1 block
				0x02 = 2 blocks
				0xFF = 255 blocks
R1067828 (0x104B34)	7:0	SPI2_TX_DMA_BUF_	0x00	SPI2 transmit DMA block status
SPI2_TX_DMA_BUF_ BLOCK_CUR		BLOCK_CUR[7:0]		Indicates the block number (within the TX DMA circular buffer) currently being processed.
R1067832 (0x104B38)	21:0	SPI2_RX_DMA_	0x00_	SPI2 receive DMA block length
SPI2_RX_DMA_		BLOCK_LEN[21:0]	0000	Selects the block size for a RX DMA transaction.
BLOCK_LEN				0x00_0000 = 0 bytes
				0x00_0004 = 4 bytes 0x00_0008 = 8 bytes
				0000_0000 - 0 bytes
				0x3F_FFFC = 4,194,300 bytes
				All other codes are reserved



Table 4-33.	SPI2 Master	Interface	Control	(Cont.)
I able T-JJ.	OI IZ Mastel	IIILEI IACE	COLLUC	100116.7

Register Address	Bit	Label	Default	Description
R1067836 (0x104B3C)	7:0	SPI2_RX_DMA_BUF_	0x00	SPI2 receive DMA block control
SPI2_RX_DMA_BUF_		BLOCK_NUM[7:0]		Selects the number of blocks in the RX DMA circular buffer.
BLOCK_NUM				0x00 = 0 blocks (circular buffer disabled)
				0x01 = 1 block
				0x02 = 2 blocks
				0xFF = 255 blocks
R1067840 (0x104B40)	7:0	SPI2_RX_DMA_BUF_	0x00	SPI2 receive DMA block status
SPI2_RX_DMA_BUF_		BLOCK_CUR[7:0]		Indicates the block number (within the RX DMA circular buffer) currently
BLOCK_CUR				being processed.
R1068032 (0x104C00)	31:0	SPI2_TX_DATA[31:0]	0x0000_	SPI2 transmit data
SPI2_TX_DATA			0000	Data for transmission is written to this field. The field can be written up to 16 times (corresponding to the maximum TX data-block size) before writing to SPI2_TX_DONE.
				In Host Mode, the TX buffer is used for write commands and for write-then-read commands.
				In DMA Mode, the TX buffer is used for write-command preamble data, and for the write phase of a write-then-read command.
R1068544 (0x104E00)	31:0	SPI2_RX_DATA[31:0]	0x0000_	SPI2 receive data
SPI2_RX_DATA			0000	Received data is read from this field. The field can be read up to 16 times
				(corresponding to the maximum RX data-block size) before writing to SPI2_RX_DONE.
				Valid in Host Mode only; the RX buffer is used for read commands and for write-then-read commands.

# 4.6 Ambient Noise Cancelation (ANC)

The ANC processor within the CS47L63 provides the capability to improve the intelligibility of a voice call by using destructive interference to reduce the acoustic energy of the ambient sound. The ANC capability supports a wide variety of headphone applications.

The ANC processor is configured using parameters that are determined during product development and downloaded to the CS47L63. The configuration settings are specific to the acoustic properties of the target application. The primary acoustic elements in an application are typically the microphones and the speaker, but other components such as the plastics and the PCBs also have significant importance to the acoustic coefficient data.

Note that the ANC configuration parameters are application-specific, and must be recalculated following any change in the design of the acoustic elements of that application. Any mismatch between the acoustic coefficient data and the target application gives inferior ANC performance.

The signal path configuration settings are adjusted during product calibration to compensate for component tolerances. Also, calibration allows DC offsets in the headphone output path to be measured and compensated, thus reducing power consumption and minimizing any pops and clicks in the output signal path.

The ANC processor employs digital circuits to process the ambient noise (microphone) signals; the noise input path (analog or digital) is selected as described in Table 4-7. The selected source is filtered and processed in accordance with the acoustic parameters programmed into the CS47L63. The resulting noise cancelation signals can be mixed with the output signal paths using the fields described in Table 4-42.

Noise cancelation is applied selectively to different audio-frequency bands; a low-frequency limiter ensures that the ANC algorithms deliver noise reduction in the most sensitive frequency bands, without introducing distortion in other frequency bands.

The ANC processor is adaptive to different ambient noise levels in order to provide the most natural sound at the headphone audio output. The ANC signal processing supports a very high level of noise cancelation capability for a wide variety of headphone applications. It also incorporates a noise-gating function, which ensures that the noise cancelation performance is optimized across a wide range of input signal conditions.



Note that the ANC configuration data is lost whenever the VDD\_D power domain is removed; the ANC configuration data must be downloaded to the CS47L63 each time the device is powered up.

The procedure for configuring the CS47L63 ANC functions is tailored to each customer's application; please contact your Cirrus Logic representative for more details.

# 4.7 Audio Serial Port

The CS47L63 provides two audio serial ports, ASP1–ASP2. Each interface is independently configurable on the respective transmit (TX) and receive (RX) paths. ASP1 supports up to eight channels of input and output signal paths; ASP2 supports up to four channels of input and output signal paths.

The data sources for the audio serial port transmit (TX) paths can be selected from any of the CS47L63 input signal paths, or from the digital-core processing functions. The audio serial port receive (RX) paths can be selected as inputs to any of the digital-core processing functions or digital-core outputs. See Section 4.3 for details of the digital-core routing options.

The ASPs provide flexible connectivity for multiple processors and other audio devices. Typical connections include Bluetooth wireless transceiver, applications processor, or external-sensor interface. A typical configuration is shown in Fig. 4-38.




Figure 4-38. Typical ASP Connections

In the general case, the ASP uses four pins:

- DOUT: data outputDIN: data input
- BCLK: bit clock, for synchronization
- FSYNC: left/right data-alignment clock

In Master Mode, the clock signals BCLK and FSYNC are outputs from the CS47L63. In Slave Mode, these signals are inputs, as shown in Section 4.7.1.

The following interface formats are supported on ASP1-ASP2:

- TDM 0
- TDM 1
- I2S
- Left-justified
- TDM 1.5


The left-justified, TDM 0, and TDM 1.5 formats are valid in Master Mode only (i.e., BCLK and FSYNC are outputs from the CS47L63). These modes cannot be supported in Slave Mode.



The ASP interface formats are described in Section 4.7.2. The bit order is MSB-first in each case; data words are encoded in 2's complement (signed, fixed-point) format. Mono PCM operation can be supported using the TDM modes. Refer to Table 3-15 through Table 3-17 for signal timing information.

### 4.7.1 Master and Slave Mode Operation

The CS47L63 audio serial ports can operate as a master or slave, as shown in Fig. 4-39 and Fig. 4-40. The associated control bits are described in Section 4.8. Note that the BCLK and FSYNC signals are independently configurable as inputs or outputs, enabling mixed master/slave operation.






Figure 4-39. Master Mode

Figure 4-40. Slave Mode

#### 4.7.2 Audio Data Formats

The CS47L63 audio serial ports can be configured to operate in I<sup>2</sup>S, left-justified, TDM 0, TDM 1, or TDM 1.5 interface modes. Note that left-justified, TDM 0, and TDM 1.5 modes are valid in Master Mode only (i.e., BCLK and FSYNC are outputs from the CS47L63).

The ASPs also provide flexibility to support multiple slots of audio data within each FSYNC frame. This flexibility allows multiple audio channels to be supported within a single FSYNC frame.

The data formats described in this section are generic descriptions, assuming only one stereo pair of audio samples per FSYNC frame. In these cases, the ASP is configured to transmit (or receive) in the first available position in each frame (i.e., the Slot 0 position). The options for multichannel operation are described in Section 4.7.3.

The audio data modes supported by the CS47L63 are described as follows. Note that the polarity of the BCLK and FSYNC signals can be inverted if required; unless otherwise noted, the following descriptions assume the default, noninverted polarity of these signals.

• In TDM modes, the left channel MSB is available 0, 1, or 1.5 BCLK cycles following a rising edge of FSYNC. Right-channel data immediately follows left channel data. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. In Master Mode, the FSYNC output resembles the frame pulse shown in Fig. 4-41 through Fig. 4-43. In Slave Mode, it is possible to use any length of frame pulse less than 1/Fs, providing the falling edge of the frame pulse occurs at

least one BCLK period before the rising edge of the next frame pulse.

TDM mode is suited to mono PCM operation—data that is output at the start of the FSYNC frame is read as mono data by the receiving equipment. Mono PCM data received by the CS47L63 can be routed and mixed with stereo signal paths using the control fields described in Section 4.3.



TDM 0 Mode data format is shown in Fig. 4-41.




Figure 4-41. TDM 0 Data Format

TDM 1 Mode data format is shown in Fig. 4-42.




Figure 4-42. TDM 1 Data Format

TDM 1.5 Mode data format is shown in Fig. 4-42. Note that, in TDM 1.5 Mode, the BCLK polarity must be inverted, as shown.




Figure 4-43. TDM 1.5 Data Format

In I<sup>2</sup>S Mode, the MSB is available on the second rising edge of BCLK following a FSYNC transition. The other bits
up to the LSB are then transmitted in order. Depending on word length, BCLK frequency, and sample rate, there
may be unused BCLK cycles between the LSB of one sample and the MSB of the next.
 I<sup>2</sup>S Mode data format is shown in Fig. 4-44.




Figure 4-44. I2S Data Format

In Left-Justified Mode, the MSB is available on the first rising edge of BCLK following a FSYNC transition. The other
bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency, and sample rate, there
may be unused BCLK cycles before each FSYNC transition.



Left-Justified Mode data format is shown in Fig. 4-45.




Figure 4-45. Left-Justified Data Format

## 4.7.3 ASP Time-Slot Configuration

Multichannel operation is supported on ASP1–ASP2, with up to eight channels of input and output on ASP1, and up to four channels of input and output on ASP2. A high degree of flexibility is provided to define the position of the audio samples within each FSYNC frame; the audio channel samples may be arranged in any order within the frame. Note that, on each interface, all input and output channels must operate at the same sample rate (Fs).

Each audio channel can be enabled or disabled independently on the transmit (TX) and receive (RX) signal paths. For each enabled channel, the audio samples are assigned to one time slot within the FSYNC frame.

In TDM modes, the time slots are ordered consecutively from the start of the FSYNC frame. In I<sup>2</sup>S and left-justified modes, the even-numbered time slots are arranged in the first half of the FSYNC frame, and the odd-numbered time slots are arranged in the second half of the frame.

The time slots are assigned independently for the transmit (TX) and receive (RX) signal paths. There is no requirement to assign every available time slot to an audio sample; slots may be left unused, if desired. Care is required, however, to ensure that no time slot is allocated to more than one audio channel.

The number of BCLK cycles within a slot is configurable; this is the slot length. The number of valid data bits within a slot is also configurable; this is the word length. The number of BCLK cycles per FSYNC frame must be configured; it must be ensured that there are enough BCLK cycles within each FSYNC frame to transmit or receive all of the enabled audio channels.

Examples of the ASP time-slot configurations are shown in Fig. 4-46 through Fig. 4-48.

Fig. 4-46 shows an example of TDM 1 Mode data format. Four enabled audio channels are shown, allocated to time slots 0 through 3.




Figure 4-46. TDM 1 Mode Example



Fig. 4-47 shows an example of I2S format. Four enabled channels are shown, allocated to time slots 0 through 3.




Figure 4-47. I<sup>2</sup>S Example

Fig. 4-48 shows an example of left-justified format. Six enabled channels are shown.




Figure 4-48. Left-Justified Example

### 4.7.4 ASP Operation Between Three or More Devices

The ASP operation described in Section 4.7.3 illustrates how multiple audio channels can be interleaved on a single DIN or DOUT pin. The interface allocates time slots, for use by each audio channel in turn. This configuration is implemented between two devices using the electrical connections shown Fig. 4-39 and Fig. 4-40.

It is also possible for the ASPs to operate between three or more devices. This allows one codec to transmit or receive audio data between two other devices simultaneously on a single ASP, as shown in Fig. 4-49, Fig. 4-50, and Fig. 4-51.

The CS47L63 provides full support for ASP operation between multiple devices. The DOUT pin can be tristated when not transmitting data, in order to allow other devices to transmit on the same wire. The behavior of the DOUT pin is configurable, to allow maximum flexibility to interface with other devices in this way.

Typical configurations of ASP operation between three devices are shown in Fig. 4-49, Fig. 4-50, and Fig. 4-51.




Figure 4-49. ASP Operation with CS47L63 as Master

Figure 4-50. ASP Operation with Other Codec as Master




Figure 4-51. ASP Operation with Processor as Master

# 4.8 Audio Serial Port Control

This section describes the configuration of the ASP signal paths.



ASP1 supports up to eight input signal paths and up to eight output signal paths. ASP2 supports up to four input signal paths and up to four output signal paths. The ASPs can be configured as master or slave interfaces; mixed master/slave configurations are also possible.

Each input and output signal path can be independently enabled or disabled. The ASP output (TX) and ASP input (RX) paths use shared BCLK and FSYNC control signals. The ASPs support flexible data formats, selectable word length, configurable time-slot allocations, and data-output (DOUT) tristate control.

The ASP interfaces provide full support for 32-bit data words (input and output). Audio data samples up to 32 bits can be routed to the ASP paths. Note that other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.

The audio serial ports can be reconfigured on-the-fly (i.e., while input/output channels are enabled), though some restrictions must be observed. Care is required to ensure that any on-the-fly reconfiguration does not cause corruption to the active signal paths.

## 4.8.1 ASP Sample-Rate Control

The ASP RX inputs may be selected as input to the digital mixers or signal-processing functions within the CS47L63 digital core. The ASP TX outputs are derived from the respective output mixers.

The sample rate for each audio serial port ASP*n* is configured using the respective ASP*n*\_RATE field—see Table 4-20. The ASP supports on-the-fly changes to the sample-rate selection, but seamless transition of active channels is not possible.

Note that sample-rate conversion is required when routing the ASP paths to any signal chain that is asynchronous or configured for a different sample rate.

## 4.8.2 ASP Pin Configuration

The external connections associated with each ASP are implemented on multifunction GPIO pins, which must be configured for the respective ASP functions when required. The ASP connections are pin-specific alternative functions available on specific GPIO pins. See Section 4.12 to configure the GPIO pins for ASP operation.

The CS47L63 supports configurable drive-strength control for the digital-output pins. The drive strength of the ASP1–ASP2 output pins is configured using the respective GPIO control fields described in Table 4-56.

Integrated pull-up and pull-down resistors can be enabled on the ASPn\_FSYNC, ASPn\_BCLK and ASPn\_DIN pins. This is provided as part of the GPIO functionality, and provides a flexible capability for interfacing with other devices. The CS47L63 also provides a bus-keeper function on the GPIO pins; the bus-keeper holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated)—see Section 4.12 for further details.

#### 4.8.3 ASP Master/Slave Control

The audio serial ports can operate in master or slave modes and also in mixed master/slave configurations. In Master Mode, the BCLK and FSYNC signals are generated by the CS47L63 when any of the respective audio serial port channels is enabled. In Slave Mode, the BCLK and FSYNC pins are configured as inputs, to allow another device to drive the respective signals.

The BCLK master/slave configuration is set as follows:

- Master Mode is selected on the ASPn\_BCLK pin by setting ASPn\_BCLK\_MSTR. In Master Mode, the ASPn\_BCLK signal is generated by the CS47L63 if one or more ASPn channels is enabled.
- If the ASP*n\_*BCLK\_FRC bit is set in BCLK Master Mode, the ASP*n\_*BCLK signal is output at all times, including when none of the ASP*n* channels is enabled.
- The ASPn BCLK signal can be inverted in master or slave modes using the ASPn BCLK INV bit.

**Note:** BCLK inversion must be enabled (ASP*n\_*BCLK\_INV = 1) if TDM 1.5 Mode is selected.



The FSYNC master/slave configuration is set as follows:

- Master Mode is selected on the ASPn\_FSYNC pin by setting ASPn\_FSYNC\_MSTR. In Master Mode, the ASPn\_FSYNC signal is generated by the CS47L63 if one or more ASPn channels is enabled.
- If ASP*n\_*FSYNC\_FRC is set in FSYNC Master Mode, the ASP*n\_*FSYNC signal is output at all times, including when none of the ASP*n* channels is enabled. Note that ASP*n\_*FSYNC is derived from ASP*n\_*BCLK, and an internal or external ASP*n\_*BCLK signal must be present to generate ASP*n\_*FSYNC.
- The ASPn\_FSYNC signal can be inverted in master or slave modes using the ASPn\_FSYNC\_INV bit.

The ASP master/slave control registers are described in Table 4-34. Note that all ASP*n* channels should be disabled when changing the master/slave configuration of the respective ASP.

Register Address	Bit	Label	Default	Description
R24584 (0x6008)	6	ASP1_BCLK_INV	0	ASP1 Audio Serial Port BCLK Invert
ASP1_CONTROL2				0 = ASP1_BCLK not inverted
			1 = ASP1_BCLK inverted	
	5	ASP1_BCLK_FRC	0	ASP1 Audio Serial Port BCLK Output Control
				0 = Normal
				1 = ASP1_BCLK always enabled in Master Mode
	4	ASP1_BCLK_MSTR	0	ASP1 Audio Serial Port BCLK Master Select
				0 = ASP1_BCLK Slave Mode
				1 = ASP1_BCLK Master Mode
	2	ASP1_FSYNC_INV	0	ASP1 Audio Serial Port FSYNC Invert
				0 = ASP1_FSYNC not inverted
				1 = ASP1_FSYNC inverted
	1	ASP1_FSYNC_FRC	0	ASP1 Audio Serial Port FSYNC Output Control
				0 = Normal
				1 = ASP1_FSYNC always enabled in Master Mode
	0	ASP1_FSYNC_MSTR	0	ASP1 Audio Serial Port FSYNC Master Select
				0 = ASP1_FSYNC Slave Mode
				1 = ASP1_FSYNC Master Mode
R24712 (0x6088)	6	ASP2_BCLK_INV	0	ASP2 Audio Serial Port BCLK Invert
ASP2_CONTROL2				0 = ASP2_BCLK not inverted
				1 = ASP2_BCLK inverted
	5	ASP2_BCLK_FRC	0	ASP2 Audio Serial Port BCLK Output Control
				0 = Normal
				1 = ASP2_BCLK always enabled in Master Mode
	4	ASP2_BCLK_MSTR	0	ASP2 Audio Serial Port BCLK Master Select
				0 = ASP2_BCLK Slave Mode
				1 = ASP2_BCLK Master Mode
	2	ASP2_FSYNC_INV	0	ASP2 Audio Serial Port FSYNC Invert
				0 = ASP2_FSYNC not inverted
				1 = ASP2_FSYNC inverted
	1	ASP2_FSYNC_FRC	0	ASP2 Audio Serial Port FSYNC Output Control
			1	0 = Normal
				1 = ASP2_FSYNC always enabled in Master Mode
	0	ASP2_FSYNC_MSTR	0	ASP2 Audio Serial Port FSYNC Master Select
				0 = ASP2_FSYNC Slave Mode
				1 = ASP2_FSYNC Master Mode

Table 4-34. ASP Master/Slave Control

## 4.8.4 ASP Signal Path Enable

The ASP1 interface supports up to eight input (RX) channels and up to eight output (TX) channels. The ASP2 interface supports up to four input (RX) channels and up to four output (TX) channels. Each channel is enabled or disabled using the bits defined in Table 4-35.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK clock may also be required, depending on the path configuration. See Section 4.10 for details of the system clocks.



The audio serial ports can be reconfigured on-the-fly (i.e., while input/output channels are enabled), though some restrictions must be observed, as noted in the respective functional descriptions. Care is required to ensure that any on-the-fly reconfiguration does not cause corruption to the active signal paths.

The CS47L63 performs automatic checks to confirm that the SYSCLK and ASYNCCLK frequencies are high enough to support the commanded signal paths and processing functions. If the frequency is too low, an attempt to enable an ASP signal path fails. Note that active signal paths are not affected under such circumstances.

The ASP signal-path-enable registers are described in Table 4-35.

Register Address Default Rit Label Description R24576 (0x6000) 23 ASP1 RX8 EN ASP1 Audio Serial Port RX Channel n Enable ASP1\_ENABLES1 ASP1 RX7 EN 22 0 0 = Disabled ASP1 RX6 EN 21 0 1 = Enabled 20 ASP1 RX5 EN 0 ASP1 RX4 EN 0 18 ASP1 RX3 EN 0 17 ASP1 RX2 EN 0 16 ASP1 RX1 EN 0 ASP1 Audio Serial Port TX Channel n Enable ASP1 TX8 EN 0 6 ASP1\_TX7\_EN 0 0 = Disabled 5 ASP1\_TX6\_EN 0 1 = Enabled ASP1\_TX5\_EN 0 4 ASP1 TX4 EN 0 3 2 ASP1\_TX3\_EN 0 1 ASP1 TX2 EN 0 0 ASP1 TX1 EN 0 ASP2 Audio Serial Port RX Channel n Enable R24704 (0x6080) 19 ASP2 RX4 EN 0 ASP2 ENABLES1 18 ASP2 RX3 EN 0 0 = Disabled 17 ASP2 RX2 EN 0 1 = Fnabled 16 ASP2 RX1 EN 0 3 ASP2 TX4 EN 0 ASP2 Audio Serial Port TX Channel n Enable 2 ASP2\_TX3\_EN 0 0 = Disabled 0 1 = Enabled 1 ASP2\_TX2\_EN 0 ASP2 TX1 EN 0

Table 4-35. ASP Signal Path Enable

#### 4.8.5 ASP BCLK and FSYNC Control

The ASP*n*\_FSYNC frequency is configured using ASP*n*\_RATE (see Table 4-20). This field selects one of up to six sample rates as described in Section 4.10.2.

- If ASP*n*\_RATE < 0x8, ASP*n* is referenced to the SYSCLK clocking domain and the applicable frequency depends upon the SAMPLE\_RATE\_1, SAMPLE\_RATE\_2, SAMPLE\_RATE\_3, or SAMPLE\_RATE\_4 fields.
- If ASPn\_RATE  $\geq$  0x8, ASPn is referenced to the ASYNCCLK clocking domain and the applicable frequency depends upon the ASYNC\_SAMPLE\_RATE\_1 or ASYNC\_SAMPLE\_RATE\_2 fields.

The ASPn\_BCLK frequency is configured using ASPn\_BCLK\_FREQ, as described in Table 4-36. Note that the BCLK frequency must be configured if ASPn\_BCLK\_MSTR = 1 or ASPn\_FSYNC\_MSTR = 1. In Slave Mode (ASPn\_BCLK\_MSTR = 0 and ASPn FSYNC MSTR = 0), the ASPn BCLK FREQ field is not used.

Note that, if BCLK\_MSTR = 1, the selected ASP*n*\_BCLK frequency must be less than or equal to SYSCLK / 2, or ASYNCCLK / 2, as applicable. See Section 4.10 for details of the SYSCLK and ASYNCCLK clock domains, and the associated control registers.

Note that all ASPn channels should be disabled when changing the BCLK frequency of the respective ASP.



#### Table 4-36. ASP BCLK Control

Register Address	Bit	Label	Default		Description	
R24580 (0x6004)	5:0	ASP1_BCLK_	0x28	ASP1_BCLK Rate		
ASP1_		FREQ[5:0]		0x0C = 128 kHz	0x15 = 768  kHz	0x26 = 5.6448  MHz
CONTROL1				0x0D = 176.4 kHz	0x17 = 1.024  MHz	0x28 = 6.144 MHz
				0x0E = 192 kHz	0x19 = 1.4112  MHz	0x2F = 8.192  MHz
				0x0F = 256 kHz	0x1B = 1.536 MHz	0x31 = 11.2896 MHz
				0x10 = 352.8 kHz	0x1D = 2.048 MHz	0x33 = 12.288 MHz
				0x11 = 384 kHz	0x1F = 2.8824 MHz	0x39 = 22.5792  MHz
				0x12 = 512 kHz	0x21 = 3.072  MHz	0x3B = 24.576 MHz
				0x13 = 705.6 kHz	0x24 = 4.096  MHz	All other codes are reserved
R24708 (0x6084)	5:0	ASP2_BCLK_	0x28	ASP2_BCLK Rate		
ASP2_		FREQ[5:0]		0x0C = 128 kHz	0x15 = 768  kHz	0x26 = 5.6448 MHz
CONTROL1				0x0D = 176.4 kHz	0x17 = 1.024  MHz	0x28 = 6.144 MHz
				0x0E = 192 kHz	0x19 = 1.4112 MHz	0x2F = 8.192 MHz
				0x0F = 256 kHz	0x1B = 1.536 MHz	0x31 = 11.2896 MHz
				0x10 = 352.8 kHz	0x1D = 2.048  MHz	0x33 = 12.288 MHz
				0x11 = 384 kHz	0x1F = 2.8824 MHz	0x39 = 22.5792 MHz
				0x12 = 512 kHz	0x21 = 3.072  MHz	0x3B = 24.576 MHz
				0x13 = 705.6 kHz	0x24 = 4.096 MHz	All other codes are reserved

## 4.8.6 ASP Digital Audio Data Control

The fields controlling the audio data format, word length, and slot configurations for ASP1–ASP2 are described in Table 4-37 and Table 4-38 respectively.

The ASP*n* data format is configured using ASP*n*\_FMT. Note that left-justified, TDM 0, and TDM 1.5 modes are valid in Master Mode only (i.e., BCLK and FSYNC are outputs from the CS47L63). BCLK inversion must be enabled (ASP*n*\_BCLK\_INV = 1) if TDM 1.5 Mode is selected.

The ASP*n* slot width is the number of BCLK cycles in each time slot within the overall FSYNC frame. This is configured using the ASP*n*\_TX\_WIDTH and ASP*n*\_RX\_WIDTH fields. In typical use cases, the slot width is equal to the data width (i.e., number of data bits per sample).

The data width (number of valid data bits within each time slot) is configurable using ASP*n*\_TX\_WL and ASP*n*\_RX\_WL. If the data width is less than the slot width, there are unused BCLK cycles at the end of each time slot; the unused data bits in these cycles are set to 0 on the TX paths and are ignored on the RX paths.

For each ASP input (RX) and ASP output (TX) channel, the position of the audio data sample within the FSYNC frame is configurable. The x\_SLOT fields define the time-slot position of the audio sample for the associated audio channel. Valid selections are Slot 0 upwards. The time slots are numbered as shown in Fig. 4-46 through Fig. 4-48.

Note that, in TDM modes, the time slots are ordered consecutively from the start of the FSYNC frame. In I<sup>2</sup>S and left-justified modes, the even-numbered time slots are arranged in the first half of the FSYNC frame, and the odd-numbered time slots are arranged in the second half of the frame.



The ASP1 data control fields are described in Table 4-37. Note that all ASPn channels should be disabled when changing the ASPn data format. The slot-configuration fields can be updated on-the-fly, subject to the conditions noted in Table 4-37.

Table 4-37. ASP1 Digital Audio Data Control

Register Address	Bit	Label	Default	Description
R24584 (0x6008)	31:24	ASP1_RX_WIDTH[7:0]	0x18	ASP1 RX Slot Width (Number of BCLK cycles per slot)
ASP1_CONTROL2				Integer (LSB = 1); Valid from 16 to 128.
				All ASP1 RX channels must be disabled when writing to this field.
	23:16	ASP1_TX_WIDTH[7:0]	0x18	ASP1 TX Slot Width (Number of BCLK cycles per slot)
				Integer (LSB = 1); Valid from 16 to 128.
				All ASP1 TX channels must be disabled when writing to this field.
	10:8	ASP1_FMT[2:0]	010	ASP1 Audio Serial Port Format
				000 = TDM 1 Mode
				001 = TDM 0 Mode
				010 = I <sup>2</sup> S Mode
				011 = Left-Justified Mode
				100 = TDM 1.5 Mode
				Other codes are reserved.
				All ASP1 channels must be disabled when writing to this field.
R24592 (0x6010)	29:24	ASP1_TX4_SLOT[5:0]	0x3	ASP1 TX Channel n Slot position
ASP1_FRAME_	21:16	ASP1_TX3_SLOT[5:0]	0x2	Defines the TX time slot position of the Channel n audio sample.
CONTROL1	13:8	ASP1_TX2_SLOT[5:0]	0x1	Integer (LSB=1); Valid from 0 to 63.
	5:0	ASP1_TX1_SLOT[5:0]	0x0	TX Channel n must be disabled when configuring the respective
R24596 (0x6014)	29:24	ASP1_TX8_SLOT[5:0]	0x7	slot-position field.
ASP1_FRAME_	21:16	ASP1_TX7_SLOT[5:0]	0x6	
CONTROL2	13:8	ASP1_TX6_SLOT[5:0]	0x5	
	5:0	ASP1_TX5_SLOT[5:0]	0x4	
R24608 (0x6020)	29:24	ASP1_RX4_SLOT[5:0]	0x3	ASP1 RX Channel n Slot position
ASP1_FRAME_	21:16	ASP1_RX3_SLOT[5:0]	0x2	Defines the RX time slot position of the Channel n audio sample.
CONTROL5	13:8	ASP1_RX2_SLOT[5:0]	0x1	Integer (LSB=1); Valid from 0 to 63.
	5:0	ASP1_RX1_SLOT[5:0]	0x0	RX Channel n must be disabled when configuring the respective
R24612 (0x6024)	29:24	ASP1_RX8_SLOT[5:0]	0x7	slot-position field.
ASP1_FRAME_	21:16	ASP1_RX7_SLOT[5:0]	0x6	
CONTROL6	13:8	ASP1_RX6_SLOT[5:0]	0x5	
	5:0	ASP1_RX5_SLOT[5:0]	0x4	
R24624 (0x6030)	5:0	ASP1_TX_WL[5:0]	0x20	ASP1 TX Data Width (Number of valid data bits per slot)
ASP1_DATA_				Integer (LSB = 1); Valid from 16 to 32.
CONTROL1				All ASP1 TX channels must be disabled when writing to this field.
R24640 (0x6040)	5:0	ASP1_RX_WL[5:0]	0x20	ASP1 RX Data Width (Number of valid data bits per slot)
ASP1_DATA_				Integer (LSB = 1); Valid from 16 to 32.
CONTROL5				All ASP1 RX channels must be disabled when writing to this field.



The ASP2 data control fields are described in Table 4-38.

Table 4-38. ASP2 Digital Audio Data Control

Register Address	Bit	Label	Default	Description
R24712 (0x6088)	31:24	ASP2_RX_WIDTH[7:0]	0x18	ASP2 RX Slot Width (Number of BCLK cycles per slot)
ASP2_CONTROL2				Integer (LSB = 1); Valid from 16 to 128.
				All ASP2 RX channels must be disabled when writing to this field.
	23:16	ASP2_TX_WIDTH[7:0]	0x18	ASP2 TX Slot Width (Number of BCLK cycles per slot)
				Integer (LSB = 1); Valid from 16 to 128.
				All ASP2 TX channels must be disabled when writing to this field.
	10:8	ASP2_FMT[2:0]	010	ASP2 Audio Serial Port Format
				000 = TDM 1 Mode
				001 = TDM 0 Mode
				010 = I2S Mode
				011 = Left-Justified Mode
				100 = TDM 1.5 Mode
				Other codes are reserved.
R24720 (0x6090)	29:24	ASP2_TX4_SLOT[5:0]	0x3	ASP2 TX Channel n Slot position
AS2_FRAME_	21:16	ASP2_TX3_SLOT[5:0]	0x2	Defines the TX time slot position of the Channel n audio sample.
CONTROL1	13:8	ASP2_TX2_SLOT[5:0]	0x1	Integer (LSB=1); Valid from 0 to 63.
	5:0	ASP2_TX1_SLOT[5:0]	0x0	TX Channel n must be disabled when configuring the respective slot-position field.
R24736 (0x60A0)	29:24	ASP2_RX4_SLOT[5:0]	0x3	ASP2 RX Channel n Slot position
ASP2_FRAME_	21:16	ASP2_RX3_SLOT[5:0]	0x2	Defines the RX time slot position of the Channel n audio sample.
CONTROL5	13:8	ASP2_RX2_SLOT[5:0]	0x1	Integer (LSB=1); Valid from 0 to 63.
	5:0	ASP2_RX1_SLOT[5:0]	0x0	RX Channel n must be disabled when configuring the respective slot-position field.
R24752 (0x60B0)	5:0	ASP2_TX_WL[5:0]	0x20	ASP2 TX Data Width (Number of valid data bits per slot)
ASP2_DATA_				Integer (LSB = 1); Valid from 16 to 32.
CONTROL1				All ASP2 TX channels must be disabled when writing to this field.
R24768 (0x60C0)	5:0	ASP2_RX_WL[5:0]	0x20	ASP2 RX Data Width (Number of valid data bits per slot)
ASP2_DATA_				Integer (LSB = 1); Valid from 16 to 32.
CONTROL5				All ASP2 RX channels must be disabled when writing to this field.

### 4.8.7 DOUT Tristate Control

If the CS47L63 is not transmitting data, the DOUT signal is either held at Logic 0 or is undriven (high impedance). The behavior is configured using ASPn\_DOUT\_HIZ\_CTRL.

- If one or more TX channels is enabled, the DOUT drive status during unused time slots is controlled by Bit 0 of ASPn\_DOUT\_HIZ\_CTRL.
- If all TX channels are disabled, the DOUT drive status is controlled by Bit 1 of ASPn DOUT HIZ CTRL.



The ASP*n*\_DOUT tristate-control fields are described in Table 4-39.

Table 4-39. ASP TDM and Tristate Control

Register Address	Bit	Label	Default	Description
R24588 (0x600C)		ASP1_DOUT_HIZ_	10	ASP1_DOUT Tristate Control
ASP1_CONTROL3		CTRL[1:0]		00 = Logic 0 during unused time slots, Logic 0 if all transmit channels are disabled
				01 = High impedance during unused time slots, Logic 0 if all transmit channels are disabled
				10 = Logic 0 during unused time slots, High impedance if all transmit channels are disabled
				11 = High impedance during unused time slots, High impedance if all transmit channels are disabled
R24716 (0x608C)		ASP2_DOUT_HIZ_	10	ASP2_DOUT Tristate Control
ASP2_CONTROL3		CTRL[1:0]		00 = Logic 0 during unused time slots, Logic 0 if all transmit channels are disabled
				01 = High impedance during unused time slots, Logic 0 if all transmit channels are disabled
				10 = Logic 0 during unused time slots, High impedance if all transmit channels are disabled
				11 = High impedance during unused time slots, High impedance if all transmit channels are disabled

# 4.9 Output Signal Path

The CS47L63 provides a mono analog-output signal path, which is provided on the OUTP and OUTN pins.

The output path incorporates a high-performance 24-bit sigma-delta DAC. The output path supports direct connection to a headphone load, with no requirement for AC coupling capacitors.

Digital volume control is available, with programmable ramp control for smooth, glitch-free operation. The output from the ANC processor can be mixed as shown in Fig. 4-52. The output driver is current limited to protect against short-circuit conditions.

The CS47L63 output signal paths are shown in Fig. 4-52.




Figure 4-52. Output Signal Paths

### 4.9.1 Output Signal Path Enable

The output signal path is enabled using OUT1L\_EN as described in Table 4-40.

The output signal path is muted by default. It is recommended that deselecting the mute should be the final step of the path-enable control sequence. Similarly, the mute should be selected as the first step of the path-disable control sequence. The output signal path mute function is controlled using the bits described in Table 4-40.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK may also be required, depending on the path configuration. See Section 4.10 for details of the system clocks.



The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the output signal paths and associated DACs. If the frequency is too low, an attempt to enable an output signal path fails. Note that active signal paths are not affected under such circumstances.

The CS47L63 schedules a pop-suppressed control sequence to enable or disable the analog output driver. This is automatically managed by the codec when the OUT1L\_EN bit is set or cleared. The control sequence provides input to the interrupt circuit and can be used to trigger an interrupt event when a sequence completes—see Section 4.11.

The output path status can be output directly on a GPIO pin as an external indication of the output driver condition. See Section 4.12 to configure a GPIO pin for this function.

The status bits in register 0x4808 indicate the status of the output signal path. If an underclocked error condition occurs, these bits can be used to indicate which signal paths have been enabled.

Register Address	Bit	Label	Default	Description
R18436 (0x4804)	1	OUT1L_EN	0	Output Path 1 (left) enable
OUTPUT_ENABLE_1				0 = Disabled
				1 = Enabled
R18440 (0x4808)	1	OUT1L_STS	0	Output Path 1 (left) status
OUTPUT_STATUS_1				0 = Disabled
				1 = Enabled

Table 4-40. Output Signal Path Enable

## 4.9.2 Output Signal Path Clocking and Sample-Rate Control

The output signal path is derived from the respective output mixer within the CS47L63 digital core. The sample rate for the output signal path is configured using OUT\_RATE—see Table 4-20. Note that sample-rate conversion is required when routing the output signal paths to any signal chain that is asynchronous or configured for a different sample rate.

A clock signal (DAC clock) is required for the output signal-path circuit. The clock source is selected using OUT\_CLK\_SRC. The DAC clock must be synchronized with whichever clock domain is associated with the OUT\_RATE setting:

- If OUT\_RATE is configured for one of the SYSCLK-related sample rates (SAMPLE\_RATE\_n), then OUT\_CLK\_ SRC must select SYSCLK as the clock source.
- If OUT\_RATE is configured for one of the ASYNCCLK-related sample rates (ASYNC\_SAMPLE\_RATE\_n), then OUT CLK SRC must select ASYNCCLK as the clock source.

Note that the output path must be disabled (OUT1L\_EN = 0) before changing OUT\_CLK\_SRC.

The OUT CLK SRC register is defined in Table 4-41. The OUT RATE field is defined in Table 4-20.

Register Address	Bit	Label	Default	Description
R18444 (0x480C)	2:0	OUT_CLK_SRC[2:0]	000	DAC clock source
OUTPUT_CONTROL1				000 = SYSCLK
				001 = ASYNCCLK
				All other codes are reserved
				<b>Note:</b> The output path must be disabled before changing the clock source

Table 4-41. Output Signal Path Clocking Control



### 4.9.3 Output Signal Path ANC Control

The CS47L63 incorporates a mono ANC processor that can provide noise reduction in many different operating conditions. The noise cancelation signal can be mixed into the OUT1L signal path using OUT1L\_ANC\_SRC, as described in Table 4-42. See Section 4.6 for further details of the ANC function.

**Notes:** If the ANC signal is mixed in the output path, the output-path sample rate (OUT\_RATE—see Table 4-20) must be configured for one of the SYSCLK-related sample rates (SAMPLE\_RATE\_n).

Table 4-42. Output Signal Path Control

Register Address	Bit	Label	Default	Description	
R18464 (0x4820)	17:16	OUT1L_ANC_SRC[1:0]	00	OUT1L ANC source select	
OUT1L_CONTROL_1				00 = Disabled 10 = Reserved	
				01 = ANC Left channel 11 = Reserved	

# 4.9.4 Output Path Digital Volume Control

A digital volume control is provided on the output signal path, providing –64 to +31.5 dB gain adjustment in 0.5 dB steps. The volume is controlled using OUT1L\_VOL as described in Table 4-43. A digital mute control is also provided; this is selected using OUT1L\_MUTE.

The OUT\_VU bit controls the loading of the output signal path digital volume and mute controls. When writing to OUT1L\_VOL or OUT1L\_MUTE, the new values are only effective if a 1 is written to OUT\_VU.

Whenever the gain or mute setting is changed, the signal path gain is ramped up or down to the new settings at a programmable rate. For increasing gain (or unmute), the rate is controlled by OUT\_VI\_RAMP. For decreasing gain (or mute), the rate is controlled by OUT\_VD\_RAMP. Note that the OUT\_VI\_RAMP and OUT\_VD\_RAMP fields should not be changed while a volume ramp is in progress.

Although the digital-volume controls provide 0.5 dB steps, the internal circuits provide signal gain adjustment in 0.125-dB steps. This allows a very high degree of gain control—smooth volume ramping under all operating conditions.

The digital volume control registers are described in Table 4-43.

Table 4-43. Output Signal Path Digital Volume Control

Register Address	Bit	Label	Default		Description		
R18448 (0x4810)	6:4	OUT_VD_	010	Output Volume Decreas	sing Ramp Rate (seconds/6	6 dB)	
OUTPUT_		RAMP[2:0]		This field should not be changed while a volume ramp is in progress.			
VOLUME_RAMP				000 = 0  ms	011 = 2  ms	110 = 15 ms	
				001 = 0.5 ms	100 = 4  ms	111 = 30 ms	
				010 = 1 ms	101 = 8 ms		
	2:0	OUT_VI_	010	Output Volume Increasi	ing Ramp Rate (seconds/6	dB)	
		RAMP[2:0]		This field should not be	changed while a volume ra	amp is in progress.	
				000 = 0 ms	011 = 2  ms	110 = 15 ms	
				001 = 0.5 ms	100 = 4  ms	111 = 30 ms	
				010 = 1 ms	101 = 8 ms		
R18456 (0x4818)	9	OUT_VU	0	Output Signal Path Volu	ume Update.		
OUT1L_				Write 1 to update the or	utput path volume and mute	e settings.	
VOLUME_1	8	OUT1L_MUTE	1	Output Path 1 (Left) Dig	gital Mute		
				0 = Unmute			
				1 = Mute			
	7:0	OUT1L_VOL[7:0]	0x80	Output Path 1 (Left) Dig	gital Volume, –64 dB to +31	.5 dB in 0.5 dB steps	
				0x00 = -64  dB	0x80 = 0 dB	0xC0 to 0xFF = Reserved	
				0x01 = -63.5  dB	(0.5 dB steps)		
				(0.5 dB steps)	0xBF = +31.5 dB		



#### 4.9.5 Short Circuit Protection

The output driver incorporates an over-current detection function which can be used during product assembly to detect short-circuit conditions. In the presence of a test signal, the following conditions can be detected:

- Short across load (OUTP to OUTN)
- Short to ground (OUTP/OUTN to GND)
- Short to supply (OUTP/OUTN to VDD)

The over-current detection is enabled using HP1L\_OCD\_EN. If enabled, an over-current is detected if the output current exceeds 70 mA (typical).

**Note:** When writing to HP1L\_OCD\_EN, take care not to change other nonzero bits that are configured at the same register address.

A test signal must be present in order to detect the short-circuit condition. For typical applications, a 1 kHz test signal generating an output of  $0.5 \, V_{RMS}$  is recommended, ensuring detection of short-circuit resistance 3 ohm or less.

The output driver is automatically disabled if an over-current is detected; the output driver remains disabled until it is reset by clearing OUT1L EN.

The over-current detection provides input to the interrupt controller and can be used to trigger an interrupt when an over-current event occurs. See Section 4.11 for details of the CS47L63 interrupt controller.

For normal operation, it is recommended to disable the over-current detection, to ensure large signal excursions to not trigger the protection mechanism.

Register Address	Bit	Label	Default	Description
R9388 (0x24AC)	0	HP1L_OCD_EN	0	Output Path over-current detection control
HP_OCD_CTRL1				0 = Disabled
				1 = Enabled
				<b>Note:</b> Recommended for short-circuit detection during product-assembly testing only; over-current detection should be disabled for normal operation

Table 4-44. Short-Circuit Protection

### 4.9.6 Headphone Output

The output driver should be configured to match the external load conditions, using the HP1L\_CFG register field as described in Table 4-45.

**Note:** When writing to HP1L\_CFG, take care not to change other nonzero bits that are configured at the same register address.

Register Address	Bit	Label	Default	Description
R19824 (0x4D70)	15:13	HP1L_CFG[2:0]	010	Output Path load optimization
				This field should be set according to the DC resistance of the external load.
				011 = DC resistance less than 20 ohms
				010 = DC resistance 20 ohms or greater
				All other codes are reserved

Table 4-45. Output Signal Path Configuration



The headphone driver output is suitable for direct connection to an external load as shown in Fig. 4-53.




Figure 4-53. Headphone Connection

## 4.10 Clocking and Sample Rates

The CS47L63 requires a clock reference for its internal functions and also for the input (ADC) paths and audio serial ports. Under typical clocking configurations, all commonly used audio sample rates can be derived directly from the external reference; for additional flexibility, the CS47L63 incorporates two FLL circuits to perform frequency conversion and filtering. An internal oscillator can also provide the clock reference, suitable for always-on voice applications, without any external clock required.

External clock signals may be connected via the MCLK1 and MCLK2 input pins. In ASP Slave Modes, the BCLK signals may be used as a reference for the system clocks. To avoid audible glitches, all clock configurations must be set up before enabling playback.

## 4.10.1 System Clocking Overview

The CS47L63 supports three clock domains—SYSCLK, ASYNCCLK, and DSPCLK.

The SYSCLK and ASYNCCLK clocks are the reference clocks for all the audio signal paths on the CS47L63. Up to six different sample rates may be independently selected for audio interfaces and other input/output signal paths; each selected sample rate must be synchronized either to SYSCLK or ASYNCCLK, as described in Section 4.10.2.

The SYSCLK and ASYNCCLK clock domains are independent (i.e., not synchronized). Multichannel full-duplex sample-rate conversion is supported, allowing asynchronous audio data to be mixed and to be routed between independent interfaces. See Section 4.3 for further details.

The DSPCLK clock domain is the reference clock for the programmable Halo Core DSP on the CS47L63. A wide range of frequencies can be supported; a programmable clock divider is provided for the DSP, allowing the clocking (and power consumption) to be optimized according to the applicable processing requirements. See Section 4.3 for further details.

**Note:** There is no requirement for DSPCLK to be synchronized to SYSCLK or ASYNCCLK. The DSPCLK controls the software execution in the DSPs; audio outputs from the DSP are synchronized either to SYSCLK or ASYNCCLK, regardless of the applicable DSPCLK rate.

Excluding the DSP, each subsystem within the CS47L63 digital core is clocked at a dynamically controlled rate, limited by the SYSCLK (or ASYNCCLK) frequency. For maximum signal mixing and processing capacity, it is recommended that the highest possible SYSCLK and ASYNCCLK frequencies are configured.

The DSP is clocked at the DSPCLK rate (or supported divisions of the DSPCLK frequency). The DSPCLK configuration must ensure that sufficient clock cycles are available for the processing requirements of the DSP. The requirements vary, according to the particular software that is in use.

### 4.10.2 Sample-Rate Control

The CS47L63 supports two independent clock domains for the audio signal paths, referenced to SYSCLK and ASYNCCLK respectively. Different sample rates may be selected for each of the digital audio interfaces (ASPn) and for the input (ADC/PDM) paths, but each enabled interface must be synchronized to SYSCLK or ASYNCCLK.



- A maximum of four different sample rates can be selected using SAMPLE\_RATE\_1, SAMPLE\_RATE\_2, SAMPLE\_RATE\_3, and SAMPLE\_RATE\_4. These must each be numerically related to each other and to the SYSCLK frequency (further details of these requirements are provided in Table 4-46 and the accompanying text).
- A maximum of two different sample rates can be selected using ASYNC\_SAMPLE\_RATE\_1 and SAMPLE\_RATE\_2. These must each be numerically related to each other and to the ASYNCCLK frequency (further details of these requirements are provided in Table 4-46 and the accompanying text).

Each of the audio interfaces, input paths, and output paths is associated with one of the sample rates selected by the SAMPLE RATE n or ASYNC SAMPLE RATE n fields.

Note that, if any two interfaces are operating at the same sample rate, but are not synchronized, one of these must be referenced to the ASYNCCLK domain, and the other to the SYSCLK domain.

When any of the SAMPLE\_RATE\_n or ASYNC\_SAMPLE\_RATE\_n fields is written to, the activation of the new setting is automatically synchronized by the CS47L63 to ensure continuity of all active signal paths. The SAMPLE\_RATE\_n\_STS and ASYNC\_SAMPLE\_RATE\_n\_STS bits provide indication of the sample rate selections that have been implemented.

The following restrictions must be observed regarding the sample-rate control configuration:

- The input (ADC/DMIC) signal paths must always be associated with the SYSCLK clocking domain.
- If 384 kHz or 768 kHz PDM clock rate is selected, the supported sample rate for the respective input paths is restricted as described in Table 4-1. The sample rate for the input signal paths can be set globally, or can be configured independently for each input channel—see Section 4.2.5.
- ASRC1 supports sample rates 8–192 kHz. The ratio of the two sample rates must not exceed 6.
- LSRC2 input rate must be 16 kHz, 24 kHz, 32 kHz, or 44.1 kHz. The LSRC2 output rate must be 48 kHz.
- LSRC3 input rate must be 48 kHz. The LSRC3 output rate must be 16 kHz, 24 kHz, 32 kHz, or 44.1 kHz.
- The isochronous sample-rate converters (ISRCs) support sample rates 8–192 kHz. The sample-rate conversion ratio must be an integer (1–24) or equal to 1.5.
- All external clock references (MCLK input or Slave Mode ASP input) must be within 1% of the applicable register field settings.

#### 4.10.3 System Clock Configuration

The system clocks (SYSCLK, ASYNCCLK, and DSPCLK) may be provided directly from external inputs (MCLK, or Slave Mode BCLK inputs). Alternatively, SYSCLK can be derived using the integrated FLLs, with MCLK, BCLK, or the internal oscillator (see Section 4.10.4) as a reference. Each clock is configured independently, as described in the following sections.

The SYSCLK (and ASYNCCLK, when applicable) clocks must be configured and enabled before any audio path is enabled. The DSPCLK clock must be configured and enabled, if running firmware applications on any of the DSPs.

### 4.10.3.1 SYSCLK Configuration

The required SYSCLK frequency is dependent on the SAMPLE\_RATE\_n fields. Table 4-46 illustrates the valid SYSCLK frequencies for every supported sample rate.

The SYSCLK frequency must be valid for all of the SAMPLE\_RATE\_n fields. It follows that all of the SAMPLE\_RATE\_n fields must select numerically-related values, that is, all from the same group of sample rates as represented in Table 4-46.



SYSCLK Frequency (MHz)	SYSCLK_FREQ	SYSCLK_FRAC	Sample Rate (kHz)	SAMPLE_RATE_n
6.144	000	0	12	0x01
12.288	001		24	0x02
24.576	010		48	0x03
49.152 98.304	011 100		96	0x04
90.504	100		192	0x05
			8	0x11
			16	0x12
			32	0x13
5.6448	000	1	11.025	0x09
11.2896	001		22.05	0x0A
22.5792		010	44.1	0x0B
45.1584 90.3168	011 100		88.2	0x0C
33.3100	100		176.4	0x0D

Table 4-46. SYSCLK Frequency Selection

**Note:** The SAMPLE\_RATE\_*n* fields must each be set to a value from the same group of sample rates, and from the same group as the SYSCLK frequency.

SYSCLK\_SRC is used to select the SYSCLK source, as described in Table 4-48. The source may be MCLK*n*, ASP*n*\_BCLK, or FLL*n*. If an FLL circuit is selected as the source, the relevant FLL must be enabled and configured, as described in Section 4.10.7.

**Note:** If FLL1 or FLL2 is selected as SYSCLK source, two different clock frequencies are available. Typical use cases should select a SYSCLK frequency equal to  $F_{FLLn} \times 2$  (i.e., in the range 90–100 MHz). A lower frequency selection, equal to  $F_{FLLn}$ , is provided to support low-power always-on use cases.

SYSCLK\_FREQ and SYSCLK\_FRAC must be set according to the frequency of the selected SYSCLK source.

The SYSCLK-referenced circuits within the digital core are clocked at a dynamically controlled rate that is limited by the SYSCLK frequency. For maximum signal mixing and processing capacity, the highest possible SYSCLK frequency should be used.

The SAMPLE\_RATE\_*n* fields are set according to the sample rates that are required by one or more of the CS47L63 audio interfaces. The CS47L63 supports sample rates ranging from 8–192 kHz. See Section 4.10.2 for further details of the supported sample rates for each of the digital-core functions.

The SYSCLK signal is enabled by setting SYSCLK\_EN. The applicable clock source (MCLKn, ASPn\_BCLK, or FLLn) must be enabled before setting SYSCLK\_EN. This bit should be cleared before stopping or removing the applicable clock source.

The CS47L63 supports seamless switching between clock sources. To change the SYSCLK configuration while SYSCLK is enabled, the SYSCLK\_FRAC, SYSCLK\_FREQ, and SYSCLK\_SRC fields must be updated together in one register write operation. Note that, if changing the frequency only (not the source), SYSCLK\_EN should be cleared before the clock frequency is updated. The current SYSCLK frequency and source can be read from the SYSCLK\_FREQ\_STS and SYSCLK\_SRC\_STS fields respectively.

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded signal paths and processing functions. If the frequency is too low, an attempt to enable a signal path or processing function fails. Note that active signal paths are not affected under such circumstances.

The SYSCLK frequency check provides input to the interrupt-control circuit and can be used to trigger an interrupt event if the frequency is not high enough to support the commanded functionality—see Section 4.11.

#### 4.10.3.2 ASYNCCLK Configuration

The required ASYNCCLK frequency is dependent on the ASYNC\_SAMPLE\_RATE\_n fields. Table 4-47 illustrates the valid ASYNCCLK frequencies for every supported sample rate.

The ASYNCCLK frequency must be valid for all of the ASYNC\_SAMPLE\_RATE\_n fields. It follows that all of the ASYNC\_SAMPLE\_RATE\_n fields must select numerically-related values, that is, all from the same group of sample rates as represented in Table 4-47.



Note that, if all the sample rates in the system are synchronized to SYSCLK, the ASYNCCLK should be disabled (see Table 4-48). The associated register field values are not important in this case.

ASYNCCLK Frequency (MHz) **ASYNC CLK FREQ** Sample Rate (kHz) ASYNC\_SAMPLE\_RATE\_n 6.144 000 12 0x01 12.288 001 24 0x02 24.576 010 48 0x03 49.152 011 96 0x04 98.304 100 192 0x05 8 0x11 16 0x12 32 0x13 5.6448 000 11.025 0x09 11.2896 001 22.05 0x0A 22.5792 010 44.1 0x0B 011 45.1584 88.2 0x0C 90.3168 100 176.4 0x0D

Table 4-47. ASYNCCLK Frequency Selection

**Note:** The ASYNC\_SAMPLE\_RATE\_*n* fields must each be set to a value from the same group of sample rates, and from the same group as the ASYNCCLK frequency.

ASYNC\_CLK\_SRC is used to select the ASYNCCLK source, as described in Table 4-47. The source may be MCLK*n*, ASP*n*\_BCLK, or FLL*n*. If an FLL circuit is selected as the source, the relevant FLL must be enabled and configured, as described in Section 4.10.7.

**Note:** If FLL1 or FLL2 is selected as ASYNCCLK source, two different clock frequencies are available. Typical use cases should select a ASYNCCLK frequency equal to F<sub>FLLn</sub> × 2 (i.e., in the range 90–100 MHz). A lower frequency selection, equal to F<sub>FLLn</sub>, is provided to support low-power always-on use cases.

ASYNC CLK FREQ must be set according to the frequency of the selected ASYNCCLK source.

The ASYNCCLK-referenced circuits within the digital core are clocked at a dynamically controlled rate that is limited by the ASYNCCLK frequency. For maximum signal mixing and processing capacity, the highest possible ASYNCCLK frequency should be used.

The ASYNC\_SAMPLE\_RATE\_*n* fields are set according to the sample rates that are required by one or more of the CS47L63 audio interfaces. The CS47L63 supports sample rates ranging from 8–192 kHz. See Section 4.10.2 for further details of the supported sample rates for each of the digital-core functions.

The ASYNCCLK signal is enabled by setting ASYNC\_CLK\_EN. The applicable clock source (MCLKn, ASPn\_BCLK, or FLLn) must be enabled before setting ASYNC\_CLK\_EN. This bit should be cleared before stopping or removing the applicable clock source.

The CS47L63 supports seamless switching between clock sources. To change the ASYNCCLK configuration while ASYNCCLK is enabled, the ASYNC\_CLK\_FREQ and ASYNC\_CLK\_SRC fields must be updated together in one register write operation. Note that, if changing the frequency only (not the source), ASYNC\_CLK\_EN should be cleared before the clock frequency is updated. The current ASYNCCLK frequency and source can be read from the ASYNC\_CLK\_FREQ\_STS and ASYNC\_CLK\_SRC\_STS fields.

The CS47L63 performs automatic checks to confirm that the ASYNCCLK frequency is high enough to support the commanded signal paths and processing functions. If the frequency is too low, an attempt to enable a signal path or processing function fails. Note that active signal paths are not affected under such circumstances.

The ASYNCCLK frequency check provides input to the interrupt-control circuit and can be used to trigger an interrupt event if the frequency is not high enough to support the commanded functionality—see Section 4.11.

### 4.10.3.3 DSPCLK Configuration

The required DSPCLK frequency depends on the requirements of firmware loaded on the Halo Core DSP. The DSP is clocked at the DSPCLK rate or at supported divisions of the DSPCLK frequency; the DSPCLK configuration must ensure that sufficient clock cycles are available for the processing requirements. The requirements vary, according to the particular firmware that is in use.

A configurable clock divider is provided for the DSP, allowing the clocking and power consumption to be optimized according to the applicable processing requirements—see Section 4.4 for details.

DSP\_CLK\_FREQ must be configured for the applicable DSPCLK frequency. This field is coded in LSB units of 1/64 MHz. Note that, if the field coding cannot represent the DSPCLK frequency exactly, the DSPCLK frequency must be rounded down in the DSP\_CLK\_FREQ field.

The suggested method for calculating DSP\_CLK\_FREQ is to multiply the DSPCLK frequency by 64, round down to the nearest integer, and use the resulting integer as DSP\_CLK\_FREQ (LSB = 1).

DSP\_CLK\_SRC is used to select the DSPCLK source, as described in Table 4-48. The source may be MCLK*n*, ASP*n*\_ BCLK, or FLL*n*. If an FLL circuit is selected as the source, the relevant FLL must be enabled and configured, as described in Section 4.10.7.

**Notes:** If FLL1 or FLL2 is selected as DSPCLK source, the DSPCLK frequency can be set in the range 135–150 MHz  $(F_{FLLn} \times 3)$  or 90–100 MHz  $(F_{FLLn} \times 2)$  using the applicable FLLn\_DSPCLK\_SEL bit.

A low-frequency clock (equal to  $F_{FLL1}$ ) is available to support low-power always-on use cases; this is configured by setting DSP CLK SRC = 0x1F.

The DSPCLK signal is enabled by setting DSP\_CLK\_EN. The applicable clock source (MCLKn, ASPn\_BCLK, or FLLn) must be enabled before setting DSP\_CLK\_EN. This bit should be cleared before stopping or removing the applicable clock source.

The CS47L63 supports seamless switching between clock sources. To change the DSPCLK configuration while DSPCLK is enabled, the DSP\_CLK\_FREQ field must be updated before DSP\_CLK\_SRC. The new configuration becomes effective when the DSP\_CLK\_SRC field is written. Note that, if changing the frequency only (not the source), the DSP\_CLK\_EN bit should be cleared before the clock frequency is updated. The current DSPCLK frequency and source can be read from the DSP\_CLK\_FREQ\_STS and DSP\_CLK\_SRC\_STS fields respectively.

In a typical application, DSPCLK and SYSCLK are derived from a single FLL source. Note that there is no requirement for DSPCLK to be synchronized to SYSCLK or ASYNCCLK. The DSPCLK controls the software execution in the DSPs; audio outputs from the DSPs are synchronized either to SYSCLK or ASYNCCLK, regardless of the applicable DSPCLK rate.



#### 4.10.4 Miscellaneous Clock Controls

The CS47L63 provides an integrated R-C oscillator function, which can be used to generate the system clocks if no external clock is available. The oscillator can be selected as the input reference to the FLLs. The oscillator is enabled by setting RCO\_EN, as defined in Table 4-48. The nominal oscillator frequency is specified in Table 3-11.

A clock signal derived from the oscillator can be output on a GPIO pin. See Section 4.12 to configure a GPIO pin for this function.

Note: The oscillator clock is intended for always-on voice applications only; it is not suitable for hi-fi audio applications.

The CS47L63 incorporates a 32 kHz clock circuit, which is required for input-signal debounce. The 32 kHz clock is also used to support the DSP-watchdog function and the MICBIAS short-circuit detection. The 32 kHz clock must be configured and enabled whenever either of these features is used.

The 32 kHz clock can be generated automatically from SYSCLK, or may be provided externally via the MCLK1 or MCLK2 input pins. The 32 kHz clock source is selected using CLK\_32K\_SRC. The 32 kHz clock is enabled by setting CLK\_32K\_EN.

Additional clock signals (derived from SYSCLK, ASYNCCLK, or DSPCLK) can be configured and output on GPIO pins—see Section 4.12 for details on configuring a GPIO pin for these functions.

The CS47L63 provides an integrated pull-down resistor on the MCLK1 and MCLK2 pins. This provides a flexible capability for interfacing with other devices.



The clocking scheme for the CS47L63 is shown in Fig. 4-54.




Figure 4-54. System Clocking



The CS47L63 clocking control registers are described in Table 4-48.

Table 4-48. Clocking Control

Register Address	Bit	Label	Default	Desc	ription
R4144 (0x1030)	8	MCLK2_PD	0	MCLK2 Pull-Down Control	
CLKGEN_PAD_				0 = Disabled	
CTRL				1 = Enabled	
	7	MCLK1_PD	0	MCLK1 Pull-Down Control	
				0 = Disabled	
				1 = Enabled	
R5120 (0x1400)	6	CLK_32K_EN	0	32kHz Clock Enable	
CLOCK32K				0 = Disabled	
				1 = Enabled	
	1:0	CLK_32K_SRC[1:0]	10	32kHz Clock Source	
				00 = MCLK1 (direct)	10 = SYSCLK (auto divided)
				01 = MCLK2 (direct)	11 = Reserved
R5124 (0x1404)	15	SYSCLK_FRAC	0	SYSCLK Frequency	
SYSTEM_CLOCK1				0 = SYSCLK is a multiple of 6.144 I	MHz
				1 = SYSCLK is a multiple of 5.6448	3 MHz
	10:8	SYSCLK_FREQ[2:0]	100	SYSCLK Frequency	
				000 = 6.144 MHz (5.6448 MHz)	011 = 49.152 MHz (45.1584 MHz)
				001 = 12.288 MHz (11.2896 MHz)	100 = 98.304 MHz (90.3168 MHz)
				010 = 24.576 MHz (22.5792 MHz)	All other codes are reserved
				The frequencies in brackets apply for (i.e., SAMPLE RATE $n = 0x09-0x$ )	or 44.1 kHz–related sample rates only
	6	SYSCLK EN	0	SYSCLK Control	OD).
	U	OTOOLIN_LIN		0 = Disabled	
				1 = Enabled	
					the selected clock source is available
				at the selected frequency. Clear this	
				clock or changing the frequency of	
					SYSCLK frequency can be changed
				using a single register write; this cal without disabling SYSCLK.	n be used to change the clock source
	4:0	SYSCLK SRC[4:0]	0x04	SYSCLK Source	
				0x00 = MCLK1	0x09 = ASP2 BCLK
				0x01 = MCLK2	0x0C = FLL1 (45–50 MHz)
				$0x04 = FLL1 \times 2 (90-100 MHz)$	0x0D = FLL2 (45–50 MHz)
				0x05 = FLL2 × 2 (90–100 MHz)	All other codes are reserved
				0x08 = ASP1 BCLK	
R5128 (0x1408)	10:8	SYSCLK FREQ	000	SYSCLK Frequency (Read only)	
SYSTEM_CLOCK2		STS[2:0]		000 = 6.144 MHz (5.6448 MHz)	011 = 49.152 MHz (45.1584 MHz)
_				001 = 12.288 MHz (11.2896 MHz)	100 = 98.304 MHz (90.3168 MHz)
				010 = 24.576 MHz (22.5792 MHz)	· · · · · · · · · · · · · · · · · · ·
				The frequencies in brackets apply for (i.e., SAMPLE_RATE_n = 0x09-0x	or 44.1 kHz–related sample rates only
	4:0	SYSCLK_SRC_	0x00	SYSCLK Source (Read only)	/-
		STS[4:0]		0x00 = MCLK1	0x09 = ASP2 BCLK
				0x01 = MCLK2	0x0C = FLL1 (45–50 MHz)
				0x04 = FLL1 × 2 (90–100 MHz)	0x0D = FLL2 (45–50 MHz)
				$0x05 = FLL2 \times 2 (90-100 \text{ MHz})$	All other codes are reserved
				0x08 = ASP1 BCLK	
			1	OVOQ - VOL I DOFI	



# Table 4-48. Clocking Control (Cont.)

Register Address	Bit	Label	Default	Desc	ription
R5152 (0x1420)	4:0	SAMPLE_RATE_1[4:0]	0x03	Sample Rate n select	
SAMPLE_RATE1				0x00 = None	0x0B = 44.1 kHz
R5156 (0x1424)	4:0	SAMPLE_RATE_2[4:0]	0x03	0x01 = 12 kHz	0x0C = 88.2 kHz
SAMPLE_RATE2				0x02 = 24 kHz	0x0D = 176.4 kHz
R5160 (0x1428)	4:0	SAMPLE_RATE_3[4:0]	0x03	0x03 = 48 kHz	0x11 = 8 kHz
SAMPLE_RATE3				0x04 = 96 kHz	0x12 = 16 kHz
R5164 (0x142C)	4:0	SAMPLE_RATE_4[4:0]	0x03	0x05 = 192 kHz	0x13 = 32 kHz
SAMPLE_RATE4				0x09 = 11.025 kHz	All other codes are reserved
				0x0A = 22.05  kHz	
R5184 (0x1440)	4:0	SAMPLE_RATE_1_	0x00	Sample Rate <i>n</i> status (read only)	
SAMPLE_RATE_		STS[4:0]		0x00 = None	0x0B = 44.1 kHz
STATUS1				0x01 = 12 kHz	0x0C = 88.2 kHz
R5188 (0x1444)	4:0	SAMPLE_RATE_2_	0x00	0x02 = 24 kHz	0x0D = 176.4 kHz
SAMPLE_RATE_		STS[4:0]		0x03 = 48 kHz	0x11 = 8 kHz
STATUS2				0x04 = 96 kHz	0x12 = 16 kHz
R5192 (0x1448)	4:0	SAMPLE_RATE_3_	0x00	0x05 = 192 kHz	0x13 = 32 kHz
SAMPLE_RATE_		STS[4:0]		0x09 = 11.025 kHz	All other codes are reserved
STATUS3	4:0	CAMPLE DATE 4	000	0x0A = 22.05 kHz	
R5196 (0x144C) SAMPLE RATE	4:0	SAMPLE_RATE_4_ STS[4:0]	0x00		
STATUS4		010[1.0]			
R5216 (0x1460)	10:8	ASYNC CLK	011	ASYNCCLK Frequency	
ASYNC_CLOCK1		FREQ[2:0]		000 = 6.144 MHz (5.6448 MHz)	011 = 49.152 MHz (45.1584 MHz)
				001 = 12.288 MHz (11.2896 MHz)	100 = 98.304 MHz (90.3168 MHz)
				010 = 24.576 MHz (22.5792 MHz)	All other codes are reserved
				,	or 44.1 kHz–related sample rates only
				(i.e., ASYNC_SAMPLE_RATE_n =	
	6	ASYNC CLK EN	0	ASYNCCLK Control	,
				0 = Disabled	
				1 = Enabled	
				ASYNCCLK should only be enabled	d if the selected clock source is
				available at the selected frequency.	Clear this bit before stopping the
				reference clock or changing the free	
				Note that the ASYNCCLK source as	
					e; this can be used to change the clock
	4.0	ACYNO OLK CDOIAO	005	source without disabling ASYNCCL	K.
	4:0	ASYNC_CLK_SRC[4:0]	0x05	ASYNCCLK Source	000 - ACDO BOLK
				0x00 = MCLK1	0x09 = ASP2_BCLK
				0x01 = MCLK2	0x0C = FLL1 (45–50 MHz)
				0x04 = FLL1 × 2 (90–100 MHz)	0x0D = FLL2 (45–50 MHz)
				0x05 = FLL2 × 2 (90–100 MHz)	All other codes are reserved
D5000 (0, 4404)	40.0	10,410, 011, 5050	200	0x08 = ASP1_BCLK	
R5220 (0x1464)	10:8	ASYNC_CLK_FREQ_	000	ASYNCCLK Frequency (Read only	1
ASYNC_CLOCK2		STS[2:0]		000 = 6.144 MHz (5.6448 MHz)	011 = 49.152 MHz (45.1584 MHz)
				001 = 12.288 MHz (11.2896 MHz)	100 = 98.304 MHz (90.3168 MHz)
				010 = 24.576 MHz (22.5792 MHz)	All other codes are reserved
				(i.e., ASYNC_SAMPLE_RATE_n =	or 44.1 kHz–related sample rates only 0x09–0x0D).
	4:0	ASYNC CLK SRC	0x00	ASYNCCLK Source (Read only)	
		STS[4:0]		0x00 = MCLK1	0x09 = ASP2 BCLK
				0x01 = MCLK2	0x0C = FLL1 (45–50 MHz)
				0x04 = FLL1 × 2 (90–100 MHz)	0x0D = FLL2 (45–50 MHz)
				$0x05 = FLL2 \times 2 (90-100 \text{ MHz})$	All other codes are reserved
				0x08 = ASP1_BCLK	
		i			



# Table 4-48. Clocking Control (Cont.)

Register Address	Bit	Label	Default	Desc	ription
R5248 (0x1480)	4:0	ASYNC_SAMPLE_	0x03	ASYNC Sample Rate n select	-
ASYNC_SAMPLE_		RATE_1[4:0]		0x00 = None	0x0B = 44.1 kHz
RATE1				0x01 = 12 kHz	0x0C = 88.2 kHz
R5252 (0x1484)	4:0	ASYNC_SAMPLE_	0x03	0x02 = 24 kHz	0x0D = 176.4 kHz
ASYNC_SAMPLE_		RATE_2[4:0]		0x03 = 48 kHz	0x11 = 8 kHz
RATE2				0x04 = 96 kHz	0x12 = 16 kHz
				0x05 = 192 kHz	0x13 = 32 kHz
				0x09 = 11.025 kHz	All other codes are reserved
				0x0A = 22.05 kHz	
R5280 (0x14A0)	4:0	ASYNC_SAMPLE_	0x00	ASYNC Sample Rate n status (read	d only)
ASYNC_SAMPLE_		RATE_1_STS[4:0]		0x00 = None	0x0B = 44.1 kHz
RATE_STATUS1				0x01 = 12 kHz	0x0C = 88.2 kHz
R5284 (0x14A4)	4:0	ASYNC_SAMPLE_	0x00	0x02 = 24 kHz	0x0D = 176.4 kHz
ASYNC_SAMPLE_		RATE_2_STS[4:0]		0x03 = 48 kHz	0x11 = 8 kHz
RATE_STATUS2				0x04 = 96 kHz	0x12 = 16 kHz
				0x05 = 192 kHz	0x13 = 32 kHz
				0x09 = 11.025 kHz	All other codes are reserved
				0x0A = 22.05 kHz	
R5392 (0x1510)	31:16	DSP CLK FREQ[15:0]	0x0000	DSPCLK Frequency	
DSP_CLOCK1				Coded as LSB = 1/64 MHz, Valid from	om 5.6 MHz to 148 MHz.
				Note that, if this field is written while	
					e until DSP CLK SRC is updated. To
					K is enabled, the DSP_CLK_FREQ
				field must be updated before DSP_	CLK_SRC.
	6	DSP_CLK_EN	0	DSPCLK Control	
				0 = Disabled	
				1 = Enabled	
					the selected clock source is enabled.
				Clear this bit before stopping the re reference clock frequency.	lerence clock or changing the
				Note that the DSPCLK frequency ca	an he changed without disabling
				provided the clock source is also ch	
	4:0	DSP_CLK_SRC[4:0]	0x05	DSPCLK Source	S
				0x00 = MCLK1	0x0C = FLL1 (90–100 MHz)
				0x01 = MCLK2	0x0D = FLL2 (90–100 MHz)
				0x04 = FLL1 *	0x1F = FLL1 (45–50 MHz)
				0x05 = FLL2 *	All other codes are reserved
				0x08 = ASP1 BCLK	
				0x09 = ASP2_BCLK	
				* frequency is selected by FLLn_DS	SPCLK SEL
R5404 (0x151C)	15:0	DSP_CLK_FREQ_	0x0000	DSPCLK Frequency (Read only)	
DSP_CLOCK3		STS[15:0]		Coded as LSB = 1/64 MHz.	
R5408 (0x1520)	4:0	DSP CLK SRC	0x00	DSPCLK Source (Read only)	
DSP CLOCK4		STS[4:0]		0x00 = MCLK1	0x0C = FLL1 (90–100 MHz)
				0x01 = MCLK2	0x0D = FLL2 (90–100 MHz)
				0x04 = FLL1 *	0x1F = FLL1 (45–50 MHz)
				0x05 = FLL2 *	All other codes are reserved
				0x08 = ASP1 BCLK	5.3161 55455 410 10001 704
				0x09 = ASP2 BCLK	
				* frequency is selected by FLLn DS	SPCLK SEL
	1			inequency is selected by I LLII_Do	JI OLIN_OLL



Register Address	Bit	Label	Default	Description
R9760 (0x2620)	0	RCO_EN	0	Oscillator Control
RCO_CTRL1				0 = Disabled
				1 = Enabled
R95584 (0x17560)	1	FLL2_DSPCLK_SEL	1	Selects DSPCLK frequency, if FLL2 is selected as DSPCLK source
FLL_DSP_CTRL				0 = FLL × 2 (90–100 MHz)
				1 = FLL × 3 (135–150 MHz)
	0	FLL1_DSPCLK_SEL	1	Selects DSPCLK frequency, if FLL1 is selected as DSPCLK source
				0 = FLL × 2 (90–100 MHz)
				1 = FLL × 3 (135–150 MHz)

In ASP Slave Modes, it is important to ensure the applicable clock domain (SYSCLK or ASYNCCLK) is synchronized with the associated external FSYNC. This can be achieved by selecting an MCLK*n* input that is derived from the same reference as the FSYNC, or else by selecting the external BCLK signal as a reference input to one of the FLLs, as a source for SYSCLK or ASYNCCLK.

If the ASP clock domain is not synchronized with the FSYNC, clicks arising from dropped or repeated audio samples occur, due to the inherent tolerances of multiple, asynchronous, system clocks. See Section 5.2 for further details on valid clocking configurations.

#### 4.10.5 BCLK and FSYNC Control

The audio serial ports (ASP1–ASP2) use BCLK and FSYNC signals for synchronization. In Master Mode, these are output signals, generated by the CS47L63. In Slave Mode, these are input signals to the CS47L63. It is also possible to support mixed master/slave operation.

The BCLK and FSYNC signals are controlled as shown in Fig. 4-55. See Section 4.8 for details of the associated control fields.

Note that the BCLK and FSYNC signals are synchronized to SYSCLK or ASYNCCLK, depending upon the applicable clock domain for the respective interface. See Section 4.3.11 for further details.




Figure 4-55. BCLK and FSYNC Control



### 4.10.6 Control Interface Clocking

Register map access is possible with or without a system clock—there is no requirement for SYSCLK, or any other system clock, to be enabled when accessing the register map.

Control-register access is supported using the CS47L63 control interface. The control interface is a slave interface and operates in 4-wire SPI or 2-wire I<sup>2</sup>C modes—see Section 4.13 for details of the control interface.

Timing specifications for the control interface is provided in Table 3-19 and Table 3-18.

In SPI Mode, certain system-wide constraints must be observed to ensure control-interface limits are not exceeded. Full details of these requirements are provided in Section 4.10.6. These constraints need to be considered if any of the following conditions is true:

- SYSCLK is enabled and is < 11.2896 MHz</li>
- Control-register access is scheduled at register address 0x100000 or above

The control interface limits vary depending on the system clock (SYSCLK) configuration, the address of the control register access, and on which control interface is being used. Note that, if the control interface is used in I<sup>2</sup>C Mode, the applicable timing requirements are fully represented in Table 3-18, and no further considerations are required.

Table 4-49 describes valid system conditions for accessing the codec registers (0x0000–0xFFFC) via the SPI1 control interface. The SPI1 control interface must operate within the limits represented by one of the permitted configurations shown, in accordance with the applicable SYSCLK frequency.

Table 4-49. Maximum Control Interface Speeds—Codec Register Access

SYSCLK Condition	SPI1 Interface
SYSCLK is disabled	50 MHz
SYSCLK < 11.2896 MHz	26 MHz
SYSCLK ≥ 11.2896 MHz	50 MHz

Table 4-50 describes valid system conditions for accessing the DSP firmware registers (0x100000 and above) via the SPI1 control interface. The SPI1 control interface must operate within the limits represented by one of the permitted configurations shown, in accordance with the applicable DSPCLK frequency.

Table 4-50. Maximum Control Interface Speeds—DSP Firmware Register Access

DSPCLK Condition	SPI1 Interface
DSPCLK is disabled	50 MHz
DSPCLK < 11.2896 MHz	11 MHz
DSPCLK < 22.5792 MHz	13 MHz
DSPCLK < 45.1584 MHz	26 MHz
DSPCLK ≥ 45.1584 MHz	50 MHz

# 4.10.7 Frequency-Locked Loop (FLL1, FLL2)

Two integrated FLLs are provided to support the clocking requirements of the CS47L63. These can be configured according to the available reference clocks and the application requirements. The reference clock may use a high frequency (e.g., 12.288 MHz) or low frequency (e.g., 32.768 kHz). The FLL is tolerant of jitter and may be used to generate a stable output clock from a less stable input reference.

#### 4.10.7.1 Overview

The FLL characteristics are summarized in Table 3-11. In normal operation, the FLL output is frequency locked to an input clock reference. The FLL can be used to generate a free-running clock in the absence of any external reference, as described in Section 4.10.7.6.



#### 4.10.7.2 FLL Enable

The FLL is enabled by setting FLLn\_EN (where n = 1 or 2 for the corresponding FLL). Note that the other FLL fields should be configured before enabling the FLL; the FLLn EN bit should be set as the final step of the FLLn-enable sequence.

The FLL supports configurable free-running operation in FLL Hold Mode, using the FLL*n*\_HOLD bit described in Section 4.10.7.6. If the FLL is enabled and FLL Hold Mode is selected, the configured output frequency is maintained without any input reference required. Note that, once the FLL output has been established, the FLL is always free running if the input reference clock is stopped, regardless of the FLL*n*\_HOLD bit.

Note that, to disable the FLL while the input reference clock has stopped, FLL*n*\_HOLD must be set before clearing FLL*n*\_EN.

When changing FLL settings, it is recommended to disable the FLL by clearing FLL*n*\_EN before updating the other register fields. It is possible to configure the FLL while the FLL is enabled, as described in Section 4.10.7.4. As a general rule, however, it is recommended to configure the FLL before setting FLL*n* EN.

The procedure for configuring the FLL is described in the following subsections. The description is applicable to FLL1 and FLL2; the associated control fields are described in Table 4-52 and Table 4-53 respectively.

### 4.10.7.3 Input Frequency Control

The main input reference is selected using FLLn\_REFCLK\_SRC. The available options are MCLKn, ASPn\_BCLK, and the internal oscillator.

The FLL*n*\_REFCLK\_DIV field controls a programmable divider on the selected input reference. The input can be divided by 1, 2, 4 or 8. The divider should be configured to bring the reference down to 13 MHz or below. For best performance, it is recommended that the highest possible frequency—within the 13 MHz limit—should be selected.

The FLL incorporates a reference-detection circuit for the main input clock. This ensures best FLL performance in the event of the main input clock being interrupted. If there is a possibility of the main input being interrupted while the FLL is enabled, then the reference-detection circuit must be enabled by setting FLL*n*\_REFDET. The reference detection also provides input to the interrupt control circuit and can be used to trigger an interrupt event when the input reference is stopped—see Section 4.11.

#### 4.10.7.4 Output Frequency Control

The FLL output frequency, F<sub>FLL</sub>, relative to the main input reference F<sub>REF</sub>, is a function of:

- The frequency ratio set by FLLn FB DIV
- The real number represented by N.K. (N = integer; K = fractional portion, i.e., < 1)

The output frequency must be in the range 45–50 MHz.

If the FLL is selected as SYSCLK or ASYNCCLK source, the respective  $F_{FLL}$  frequency must be exactly 49.152 MHz (for 48 kHz–related sample rates) or 45.1584 MHz (for 44.1 kHz–related sample rates).

If FLL1 or FLL2 is selected as SYSCLK or ASYNCCLK source, two different frequencies are available. Typical use
cases should select the higher frequency (F<sub>FLL</sub> × 2); a lower frequency (F<sub>FLL</sub>) is available to support low-power
always-on use cases.

If the FLL is selected as DSPCLK source, the following frequency options are supported:

- If FLL1 or FLL2 is selected as DSPCLK source, the supported options include a high frequency (F<sub>FLL</sub> × 3) and a low frequency (F<sub>FLL</sub> × 2).
- If FLL1 is selected as DSPCLK source, a lower frequency (F<sub>FLL</sub>) can also be selected to support low-power always-on use cases.
- Note that the DSPCLK can be divided to lower frequencies for clocking the DSP.

The FLL clock can be used to provide a GPIO output (see Section 4.10.7.8); a programmable divider supports division ratios in the range 1–127, enabling a wide range of GPIO clock output frequencies.



To configure the FLL output frequency, it must be determined whether Integer Mode or Fractional Mode is required.

- If the ratio F<sub>FLI</sub> / F<sub>RFF</sub> is an integer, then Integer Mode applies
- If the ratio F<sub>FLL</sub> / F<sub>REF</sub> is not an integer, then Fractional Mode applies

The input reference must be identified in one of three frequency ranges:

- If F<sub>REF</sub> < 192 kHz, this is low clock frequency</li>
- If  $F_{REF} \ge 192$  kHz and  $F_{REF} < 1.152$  MHz, this is *mid* clock frequency
- If F<sub>RFF</sub> ≥ 1.152 MHz, this is *high* clock frequency

**Note:** F<sub>REF</sub> is the input frequency, after division by FLLn\_REFCLK\_DIV, where applicable.

The FLL output frequency, F<sub>FLL</sub>, is set according to the following equation:

$$F_{FLL} = (F_{RFF} \times N.K \times FLLn FB DIV)$$

The FLLn FB DIV value should be configured according to the applicable mode and input reference frequency.

- If Integer Mode is used and F<sub>REF</sub> is low frequency, then FLLn\_FB\_DIV should be set to 4
- If Integer Mode is used and F<sub>REF</sub> is mid frequency, then FLLn\_FB\_DIV should be set to 2
- If Fractional Mode is used and F<sub>REF</sub> is low frequency, then FLLn\_FB\_DIV should be set to 256
- If Fractional Mode is used and F<sub>REF</sub> is mid frequency, then FLLn\_FB\_DIV should be set to 16
- Otherwise, FLLn\_FB\_DIV should be set to 1

The value of N.K can be determined as follows:

$$N.K = F_{FII} / (FLLn FB DIV \times F_{RFF})$$

The calculated value of N must lie within a valid range, according to the applicable mode.

- If Integer Mode is used, N is valid in the range 1–1023
- If Fractional Mode is used, N is valid in the range 2-255

If the calculated value of N is too high, a higher FLL*n*\_FB\_DIV is required. If the calculated value of N is too low, a lower FLL*n*\_FB\_DIV is required. It is recommended to adjust the FLL*n*\_FB\_DIV value by multiplying or dividing by 2 until a valid N is achieved.

The value of N is held in FLLn N.

The value of K is determined by the ratio  $FLL_n$ \_THETA /  $FLL_n$ \_LAMBDA. In Fractional Mode, the  $FLL_n$ \_THETA and  $FLL_n$  LAMBDA fields can be derived as described in Section 4.10.7.5.

The  $FLLn_N$ ,  $FLLn_THETA$ , and  $FLLn_LAMBDA$  fields are all coded as integers (LSB = 1).

When changing FLL settings, it is recommended to disable the FLL by clearing FLL*n*\_EN before updating the other register fields. If the FLL settings or input reference are changed without disabling the FLL, the FLL Hold Mode must be selected before writing to any other FLL control fields. FLL Hold Mode is selected by setting FLL*n* HOLD.

If the FLL control fields are written while the FLL is enabled (FLL*n*\_EN = 1), the new values are only effective when a 1 is written to FLL*n*\_CTRL\_UPD. This makes it possible to update the FLL configuration fields simultaneously, without disabling the FLL.

To change FLL settings without disabling the FLL, the recommended control sequence is:

- Select FLL Hold Mode (FLLn HOLD = 1)
- · Write to the FLL control fields
- Update the FLL control registers (write 1 to FLLn\_CTRL\_UPD)
- Disable FLL Hold Mode (FLLn HOLD = 0)

Note that, if the FLL is disabled, the FLL control fields can be updated without writing to FLLn CTRL UPD.



The FLLn\_PD\_GAIN\_FINE, FLLn\_PD\_GAIN\_COARSE, FLLn\_FD\_GAIN\_FINE, FLLn\_FD\_GAIN\_COARSE, and FLLn\_HP fields should be configured as described in Table 4-51.

The FLLn\_INTEG\_DLY\_MODE bit must be set (default) in all cases.

Table 4-51. FLL Control Field Settings

Condition	FLL <i>n</i> _PD_ GAIN_FINE	FLLn_PD_ GAIN_COARSE	FLL <i>n</i> _FD_ GAIN_FINE	FLLn_FD_ GAIN_COARSE	FLL <i>n</i> _ LOCKDET_THR	FLL <i>n</i> _HP
Low clock frequency	0x2	0x3	0xF	0x0	0x2	
Mid clock frequency	0x2	0x2	0xF	0x2	0x8	
High clock frequency	0x2	0x1	0xF	0x0	0x8	
Integer Mode	_	_	_	_	_	0x1
Fractional Mode						0x3

#### 4.10.7.5 Calculation of Theta and Lambda

In Fractional Mode, FLLn THETA and FLLn LAMBDA are calculated with the following steps:

1. Calculate GCD(FLL) using the Greatest Common Denominator function:

 $GCD(FLL) = GCD(FLLn_FB_DIV \times F_{REF}, F_{FLL}),$ 

where GCD(x, y) is the greatest common denominator of x and y.

F<sub>REF</sub> is the input frequency, after division by FLLn\_REFCLK\_DIV, where applicable.

2. Calculate FLL*n*\_THETA and FLL*n*\_LAMBDA using the following equations:

**Notes:** The values of GCD(FLL), FLL*n*\_THETA, and FLL*n*\_LAMBDA should be calculated using the applicable frequency values in Hz (i.e., not kHz or MHz).

In Fractional Mode, the values of FLL*n*\_THETA and FLL*n*\_LAMBDA must be coprime (i.e., not divisible by any common integer). The calculation above ensures that the values are coprime.

The value of K must be less than 1 (i.e., FLLn\_THETA must be less than FLLn\_LAMBDA).

#### 4.10.7.6 FLL Hold Mode

FLL Hold Mode enables the FLL to generate a clock signal even if no external reference is available, such as when the normal input reference has been interrupted during a standby or start-up period. FLL Hold Mode is selected by setting FLL*n* HOLD.

If the FLL is enabled and FLL Hold Mode is selected, the normal feedback mechanism of the FLL is halted and the FLL oscillates independently of the external input references—the FLL output frequency remains unchanged if FLL Hold Mode is enabled.

If the FLL is enabled and the input reference clock is stopped, the loop always runs freely, regardless of the FLLn\_HOLD setting. If FLLn HOLD = 0, the FLL relocks to the input reference whenever it is available.

If the FLL configuration or input reference are changed without disabling the FLL, the FLL Hold Mode must be selected before writing to any other FLL control fields—see Section 4.10.7.4.

The free-running FLL clock may be selected as the SYSCLK, ASYNCCLK, or DSPCLK source, as shown in Fig. 4-54.



# 4.10.7.7 FLL Control Registers

The FLL1 control registers are described in Table 4-52.

Example settings for a variety of reference frequencies and output frequencies are shown in Section 4.10.7.10.

Table 4-52. FLL1 Register Map

Register Address	Bit	Label	Default	Description	
R7168 (0x1C00)	2	FLL1_CTRL_UPD	0	FLL1 Control Update	
FLL1_CONTROL1				Write 1 to apply the FLL1 configuration field settings. (Only valid if FLL1_EN = 1)	
	1	FLL1_HOLD	1	FLL1 Hold Mode Enable	
				0 = Disabled	
				1 = Enabled	
				The FLL feedback mechanism is halted in FLL Hold Mode, and the latest integrator setting is maintained.	
	0	FLL1_EN	0	FLL1 Enable	
				0 = Disabled	
				1 = Enabled	
				This should be set as the final step of the FLL1 enable sequence.	
R7172 (0x1C04)	31:28	FLL1_LOCKDET_	0x8	FLL1 Lock Detect threshold	
FLL1_CONTROL2		THR[3:0]		Valid from 0x0 (low threshold) to 0xF (high threshold)	
	27	FLL1_LOCKDET	1	FLL1 Lock Detect enabled	
				0 = Disabled	
				1 = Enabled	
	22	FLL1_PHASEDET	0	FLL1 Phase Detect control	
				0 = Disabled	
				1 = Enabled	
	21	FLL1_REFDET	1	FLL1 Reference Detect control	
				0 = Disabled	
				1 = Enabled	
	17:16	FLL1_REFCLK_	00	FLL1 Clock Reference divider	
		DIV[1:0]		00 = 1 10 = 4	
				01 = 2	
				MCLK (or other input reference) must be divided down to ≤ 13 MHz.	
	15:12	FLL1_REFCLK_	0x3	FLL1 Clock source	
		SRC[3:0]		0x0 = MCLK1	
				$0x1 = MCLK2$ $0x9 = ASP2\_BCLK$	
				0x2 = Internal oscillator All other codes are reserved	
				0x3 = No input	
	9:0	FLL1_N[9:0]	0x004	FLL1 Integer multiply for F <sub>REF</sub>	
				Coded as LSB = 1.	
R7176 (0x1C08)	31:16	FLL1_	0x0000	FLL1 Fractional multiply for F <sub>REF</sub> .	
FLL1_CONTROL3		LAMBDA[15:0]		Sets the denominator (dividing) part of the FLL1_THETA/FLL1_LAMBDA ratio.  Coded as LSB = 1.	
	15:0	FLL1_	0x0000	FLL1 Fractional multiply for F <sub>REF</sub> .	
		THETA[15:0]		Sets the numerator (multiply) part of the FLL1_THETA/FLL1_LAMBDA ratio.	
				Coded as LSB = 1.	

### Table 4-52. FLL1 Register Map (Cont.)

Register Address	Bit	Label	Default		Description	
R7180 (0x1C0C)	31:28	FLL1_PD_GAIN_	0x2	FLL1 Phase Detector Ga	in 2	
FLL1_CONTROL4		FINE[3:0]		Gain is 2-X, where X is F	LL1_PD_GAIN_FINE in 2's	complement coding.
				0000 = 1	0110 = 2 <sup>-6</sup>	1100 = 16
				0001 = 0.5	0111 = 2-7	1101 = 8
				0010 = 0.25	1000 = 256	1110 = 4
				0011 = 0.125	1001 = 128	1111 = 2
				0100 = 2-4	1010 = 64	
				0101 = 2-5	1011 = 32	
	27:24	FLL1_PD_GAIN_	0x1	FLL1 Phase Detector Ga	in 1	
		COARSE[3:0]		Gain is 2-X, where X is F	LL1_PD_GAIN_COARSE in	2's complement coding.
				0000 = 1	0110 = 2-6	1100 = 16
				0001 = 0.5	$0111 = 2^{-7}$	1101 = 8
				0010 = 0.25	1000 = 256	1110 = 4
				0011 = 0.125	1001 = 128	1111 = 2
				0100 = 2-4	1010 = 64	
				0101 = 2-5	1011 = 32	
	23:20	FLL1_FD_GAIN_	0xF	FLL1 Frequency Detecto	r Gain 2	
		FINE[3:0]		Gain is 2-X, where X is F	LL1_FD_GAIN_FINE in inte	ger coding.
				0000 = 1	0011 = 0.125	1110 = 2 <sup>-14</sup>
				0001 = 0.5		1111 = Disabled
				0010 = 0.25	1101 = 2 <sup>-13</sup>	
	19:16	FLL1_FD_GAIN_	0x0	FLL1 Frequency Detecto	r Gain 1	
		COARSE[3:0]		Gain is 2-X, where X is F	LL1_FD_GAIN_COARSE in	2's complement coding.
				0000 = 1	0110 = 2 <sup>-6</sup>	1100 = 16
				0001 = 0.5	$0111 = 2^{-7}$	1101 = 8
				0010 = 0.25	1000 = 256	1110 = 4
				0011 = 0.125	1001 = 128	1111 = 2
				0100 = 2-4	1010 = 64	
				0101 = 2-5	1011 = 32	
	14	FLL1_INTEG_	1	FLL1 Integrator Delay co	ntrol	
		DLY_MODE		This bit should be set at a	all times.	
	13:12	FLL1_HP[1:0]	01	FLL1 Fractional Mode co	ntrol	
				00 = Reserved	10 = Reserved	
				01 = Integer Mode	11 = Fractional Mode	
	9:0	FLL1_FB_DIV[9:0]	0x001	FLL1 Clock Feedback ra	tio	
				Coded as LSB = 1.		

The FLL2 control registers are described in Table 4-53.

## Table 4-53. FLL2 Register Map

Register Address	Bit	Label	Default	Description
R7424 (0x1D00)	2	FLL2_CTRL_UPD	0	FLL2 Control Update
FLL2_CONTROL1				Write 1 to apply the FLL2 configuration field settings. (Only valid if FLL2_EN = 1)
	1	FLL2_HOLD	1	FLL2 Hold Mode Enable
				0 = Disabled
				1 = Enabled
				The FLL feedback mechanism is halted in FLL Hold Mode, and the latest integrator setting is maintained.
	0	FLL2_EN	0	FLL2 Enable
				0 = Disabled
				1 = Enabled
				This should be set as the final step of the FLL2 enable sequence.



## Table 4-53. FLL2 Register Map (Cont.)

Register Address	Bit	Label	Default	Desc	ription	
R7428 (0x1D04)	31:28	FLL2_LOCKDET_	0x8	FLL2 Lock Detect threshold		
FLL2_CONTROL2		THR[3:0]		Valid from 0x0 (low threshold) to 0xF (hig	h threshold)	
	27	FLL2_LOCKDET	1	FLL2 Lock Detect enabled		
				0 = Disabled		
				1 = Enabled		
	22	FLL2_PHASEDET	0	FLL2 Phase Detect control		
				0 = Disabled		
				1 = Enabled		
	21	FLL2_REFDET	1	FLL2 Reference Detect control		
				0 = Disabled		
				1 = Enabled		
	17:16	FLL2_REFCLK_	00	FLL2 Clock Reference divider		
		DIV[1:0]		00 = 1	10 = 4	
				01 = 2	11 = 8	
				MCLK (or other input reference) must be	divided down to ≤ 13 MHz.	
	15:12	FLL2_REFCLK_	0x3	FLL2 Clock source		
		SRC[3:0]		0x0 = MCLK1	0x8 = ASP1_BCLK	
				0x1 = MCLK2	0x9 = ASP2_BCLK	
				0x2 = Internal oscillator	All other codes are reserved	
				0x3 = No input		
	9:0	FLL2_N[9:0]	0x004	FLL2 Integer multiply for F <sub>REF</sub>		
				Coded as LSB = 1.		
R7432 (0x1D08)	31:16	FLL2_	0x0000	FLL2 Fractional multiply for F <sub>REF</sub> .		
FLL2_CONTROL3		LAMBDA[15:0]		Sets the denominator (dividing) part of the FLL2_THETA/FLL2_LAMBDA ratio.		
				Coded as LSB = 1.		
	15:0	FLL2_	0x0000	FLL2 Fractional multiply for F <sub>REF</sub> .		
		THETA[15:0]		Sets the numerator (multiply) part of the	FLL2_THETA/FLL2_LAMBDA ratio.	
				Coded as LSB = 1.		



Table 4-53. FLL2 Register Map (Cont.)

Register Address	Bit	Label	Default	Description					
R7436 (0x1D0C)	31:28	FLL2_PD_GAIN_	0x2	FLL2 Phase Detector Gain 2					
FLL2_CONTROL4		FINE[3:0]		Gain is 2 <sup>-X</sup> , where X is FLL2_PD_GAIN_FINE in 2's complement coding.					
				0000 = 1	0110 = 2-6	1100 = 16			
				0001 = 0.5	$0111 = 2^{-7}$	1101 = 8			
				0010 = 0.25	1000 = 256	1110 = 4			
				0011 = 0.125	1001 = 128	1111 = 2			
				0100 = 2-4	1010 = 64				
				0101 = 2-5	1011 = 32				
	27:24	FLL2_PD_GAIN_	ain 1						
		COARSE[3:0]		Gain is 2-X, where X is FLL2_PD_GAIN_COARSE in 2's complement coding.					
				0000 = 1	0110 = 2-6	1100 = 16			
				0001 = 0.5	$0111 = 2^{-7}$	1101 = 8			
				0010 = 0.25	1000 = 256	1110 = 4			
				0011 = 0.125	1001 = 128	1111 = 2			
				0100 = 2-4	1010 = 64				
				0101 = 2-5	1011 = 32				
	23:20	FLL2_FD_GAIN_	0xF	FLL2 Frequency Detector Gain 2					
		FINE[3:0]	ger coding.						
				0000 = 1	0011 = 0.125	1110 = 2 <sup>-14</sup>			
				0001 = 0.5		1111 = Disabled			
				0010 = 0.25	1101 = 2 <sup>-13</sup>				
	19:16	FLL2_FD_GAIN_	0x0	FLL2 Frequency Detector Gain 1					
		COARSE[3:0]		Gain is 2-X, where X is FLL2_FD_GAIN_COARSE in 2's complement coding.					
				0000 = 1	$0110 = 2^{-6}$	1100 = 16			
				0001 = 0.5	$0111 = 2^{-7}$	1101 = 8			
				0010 = 0.25	1000 = 256	1110 = 4			
				0011 = 0.125	1001 = 128	1111 = 2			
				$0100 = 2^{-4}$	1010 = 64				
				0101 = 2-5	1011 = 32				
	14	FLL2_INTEG_	1	FLL2 Integrator Delay control This bit should be set at all times.					
		DLY_MODE							
	13:12	FLL2_HP[1:0]	01	FLL2 Fractional Mode control					
				00 = Reserved	10 = Reserved				
				01 = Integer Mode FLL2 Clock Feedback ra	11 = Fractional Mode				
		_		Coded as LSB = 1.					

#### 4.10.7.8 FLL Interrupts and GPIO Output

For each FLL, the CS47L63 provides status signals that indicate whether the input reference is present and whether FLL lock has been achieved (i.e., the FLL is locked to the input reference signal).

To enable the FLL lock indication, the FLLn\_LOCKDET bit must be set. The FLL-lock condition is measured with respect to a configurable threshold that is set using FLLn\_LOCKDET\_THR. Note that the FLLn\_LOCKDET\_THR field controls the lock indication only—it does not control the behavior of the FLL.

To enable the FLL input reference indication, the FLLn REFDET bit must be set.

The FLL status signals are inputs to the interrupt control circuit and can be used to trigger an interrupt event when the input reference is stopped or when the FLL lock status changes—see Section 4.11.

The FLL lock signal can be output directly on a GPIO pin as an external indication of the FLL status. See Section 4.12 to configure a GPIO pin for these functions.

Clock signals derived from the FLL can be output on a GPIO pin. See Section 4.12 to configure a GPIO pin for this function.



### 4.10.7.9 Example FLL Calculation

The following example illustrates how to derive the FLL1 register fields to generate an FLL output frequency (F<sub>FLL</sub>) of 49.152 MHz from a 12.000 MHz reference clock (F<sub>REF</sub>). This is suitable for generating SYSCLK at 98.304 MHz and DSPCLK at 147.456 MHz.

1. Set FLL1\_REFCLK\_DIV to generate  $F_{REF} \le 13$  MHz:

```
FLL1 REFCLK DIV = 00 (divide by 1)
```

2. Determine if Integer Mode or Fractional Mode is required:

```
F<sub>FLL</sub> / F<sub>REF</sub> is 4.096. Therefore, Fractional Mode applies.
```

3. Identify the input clock frequency range:

```
F_{REF} \ge 1.152 MHz. This is high clock frequency.
```

4. Select the required value of FLL1\_FB\_DIV:

```
In Fractional Mode, with high clock frequency input, FLL1 FB DIV = 1
```

5. Calculate N.K as given by N.K =  $F_{FLL}$  / (FLL1\_FB\_DIV ×  $F_{REF}$ ):

```
N.K = 49152000 / (1 × 12000000) = 4.096
```

- 6. Confirm that the calculated value of N is within the valid range for fractional mode (2–255).
- 7. Determine FLL1 N from the integer portion of N.K:

```
FLL1 N = 4 (0x004)
```

8. Determine GCD(FLL), as given by GCD(FLL) = GCD(FLL1\_FB\_DIV × F<sub>REF</sub>, F<sub>FLL</sub>):

```
GCD(FLL) = GCD(1 × 12000000, 49152000) = 96000
```

Determine FLL1 THETA, as given by FLL1 THETA = (F<sub>FL</sub> – (FLL1 N × FLL1 FB DIV × F<sub>RFF</sub>)) / GCD(FLL):

```
FLL1_THETA = (49152000 - (4 \times 1 \times 12000000)) / 96000
FLL1_THETA = 12 (0x000C)
```

10. Determine FLL1\_LAMBDA, as given by FLL1\_LAMBDA = (FLL1\_FB\_DIV x F<sub>REF</sub>) / GCD(FLL):

```
FLL1_LAMBDA = (1 × 12000000) / 96000
FLL1_LAMBDA = 125 (0x007D)
```

11. Determine other FLL settings (see Table 4-51) for Fractional Mode and high clock-frequency input:

```
FLL1_PD_GAIN_FINE = 0x2
FLL1_PD_GAIN_COARSE = 0x1
FLL1_FD_GAIN_FINE = 0xF
FLL1_FD_GAIN_COARSE = 0x0
FLL1_HP = 0x3
FLL1_INTEG_DLY_MODE = 1
```

## 4.10.7.10 Example FLL Settings

Table 4-54 shows FLL settings for generating an output frequency (F<sub>FLL</sub>) of 49.152 MHz from a variety of low- and high-frequency reference inputs. This is suitable for generating SYSCLK at 98.304 MHz and DSPCLK at 147.456 MHz.

Note that FLLn\_INTEG\_DLY\_MODE and other fields referenced in Table 4-51 must also be configured according to the required FLL operation.



F <sub>SOURCE</sub>	F <sub>FLL</sub> (MHz)	F <sub>REF</sub> Divider <sup>1</sup>	FB_DIV1	N.K <sup>2</sup>	FLL <i>n</i> _N	FLL <i>n_</i> THETA	FLL <i>n</i> _ LAMBDA
32.000 kHz	49.152	1	4	384	0x180	0x0000	0x0001
32.768 kHz	49.152	1	4	375	0x177	0x0000	0x0001
44.100 kHz	49.152	1	256	4.3537415	0x004	0x0034	0x0093
48 kHz	49.152	1	4	256	0x100	0x0000	0x0001
128 kHz	49.152	1	4	96	0x060	0x0000	0x0001
9.6 MHz	49.152	1	1	5.12	0x005	0x0003	0x0019
10 MHz	49.152	1	1	4.9152	0x004	0x023C	0x0271
11.2896 MHz	49.152	1	1	4.3537415	0x004	0x0034	0x0093
12.000 MHz	49.152	1	1	4.096	0x004	0x000C	0x007D
12.288 MHz	49.152	1	1	4	0x004	0x0000	0x0001
13.000 MHz	49.152	1	1	3.7809231	0x003	0x04F5	0x0659
19.200 MHz	49.152	2	1	5.12	0x005	0x0003	0x0019
22.5792 MHz	49.152	2	1	4.3537415	0x004	0x0034	0x0093
24 MHz	49.152	2	1	4.096	0x004	0x000C	0x007D
24.576 MHz	49.152	2	1	4	0x004	0x0000	0x0001
26 MHz	49.152	2	1	3.7809231	0x003	0x04F5	0x0659

Table 4-54. Example FLL Settings

## 4.11 Interrupts

The interrupt controller has multiple inputs. These include the GPIO input pins, FLL/ASRC-lock detection, and status flags from DSP peripheral functions. See Table 4-55 for a full definition of the interrupt controller inputs. Any combination of these inputs can be used to trigger an interrupt request event.

An interrupt register field is associated with each interrupt input. All interrupts support edge-sensitive triggering (i.e., the interrupt is asserted when a logic edge is detected on the respective input). Some interrupts are triggered on rising edges of the respective input only; for others, separate rising- and falling-edge interrupts are provided. The interrupt register fields can be polled at any time or in response to the interrupt request output being signaled via the IRQ pin or a GPIO pin.

The interrupt-status fields indicate the current value of the corresponding inputs to the interrupt controller. Note that the status of any GPIO (or DSP GPIO) inputs can also be read using the GPIO (or DSP GPIO) control fields, as described in Table 4-56 and Table 4-31.

Mask bits are provided for each interrupt signal, to enable or disable the respective functions from the IRQ output. Note that the interrupt register fields remain valid—even if masked—but the masked interrupts do not cause the IRQ output to be asserted.

The interrupt-request output represents the logical OR of all the unmasked interrupt registers. The interrupt register fields are latching fields and, once they are set, they are not reset until a 1 is written to the respective bits. The interrupt request outputs are not reset until each of the associated interrupts has been reset.

The GPIO interrupts can be configured for edge- or level-triggered behavior using the respective GPIOn\_FALL\_EDGE1 and GPIOn\_RISE\_EDGE1 fields. A debounce circuit can be enabled on the GPIO inputs, to avoid false event triggers; this is enabled on each pin using the fields described in Table 4-56. The GPIO debounce circuit uses the 32 kHz clock, which must be enabled whenever the GPIO debounce function is required.

The IRQ output can be globally masked using IRQ1\_MASK. The IRQ status can be read from IRQ1\_STS—note that this bit is not affected by IRQ1\_MASK.

The IRQ1 output is provided externally on the  $\overline{\text{IRQ}}$  pin. Under default conditions, this output is active low. The polarity can be inverted using IRQ\_POL. The IRQ pin can be configured as a CMOS-driven or open-drain output using IRQ\_OP\_CFG. The IRQ output is referenced to the VDD\_IO power domain.

The IRQ1 signal can also be output on a GPIO pin—see Section 4.12. Note that the GPIO output is not affected by IRQ\_POL; the polarity can, instead, be selected using the GPIO control fields.

<sup>1.</sup>See Table 4-52 for the coding of the FLLn REFCLK DIV and FLLn FB DIV fields.

<sup>2.</sup>N.K values are represented in the FLL $n_N$ , FLL $n_T$ HETA, and FLL $n_L$ AMBDA fields.



The CS47L63 interrupt controller circuit is shown in Fig. 4-56. (Note that not all interrupt inputs are shown.) The control fields associated with IRQ1 are described in Table 4-55. Note that, under default register conditions, the boot done status is the only unmasked interrupt source; a falling edge on the IRQ pin indicates completion of the boot sequence.




Figure 4-56. Interrupt Controller

The IRQ1 control registers are described in Table 4-55.

Table 4-55. Interrupt 1 Control Registers

Register Address	Bit	Label	Default	Description
R10000 (0x2710)	11	IRQ1_MASK	0	IRQ1 output interrupt mask.
IRQ1_CTRL_AOD				0 = Do not mask interrupt.
				1 = Mask interrupt.
	10	IRQ_POL	1	IRQ output polarity select
				0 = Noninverted (active high)
				1 = Inverted (active low)
	9	IRQ_OP_CFG	1	IRQ output configuration
				0 = CMOS
				1 = Open drain
R98308 (0x18004)	0	IRQ1_STS	0	IRQ1 status
IRQ1_STATUS				Logical OR of all unmasked x_EINT1 interrupts.
				0 = Not asserted
				1 = Asserted
				This bit is valid regardless of IRQ1_MASK
R98320 (0x18010)	17	OUT1L_SC_EINT1	0	Output path short-circuit/over-current interrupt
IRQ1_EINT_1				(rising-edge triggered)
	12	DSPCLK_ERR_EINT1	0	DSPCLK Error Interrupt (rising-edge triggered)
	11	ASYNCCLK_ERR_EINT	0	ASYNCCLK Error Interrupt (rising-edge triggered)
	10	SYSCLK_ERR_EINT1	0	SYSCLK Error Interrupt (rising-edge triggered)
	8	SYSCLK_FAIL_EINT1	0	SYSCLK Fail Interrupt (rising-edge triggered)
	4	MICB_SC_EINT1	0	MICBIAS short-circuit interrupt (rising-edge triggered)
R98324 (0x18014)	3	BOOT_DONE_EINT1	0	Boot Done Interrupt (rising-edge triggered)
IRQ1_EINT_2				
R98328 (0x18018)	9	OUT1L_DISABLE_DONE_EINT1	0	OUT1L Disable interrupt (rising-edge triggered)
IRQ1_EINT_3	1	OUT1L_ENABLE_DONE_EINT1	0	OUT1L Enable interrupt (rising-edge triggered)
R98336 (0x18020)	21	INPUTS_SIG_DET_FALL_EINT1	0	Input Path Signal-Detect Interrupt (falling-edge triggered)
IRQ1_EINT_5	20	INPUTS_SIG_DET_RISE_EINT1	0	Input Path Signal-Detect Interrupt (rising-edge triggered)
	19	DRC2_SIG_DET_FALL_EINT1	0	DRC2 Signal-Detect Interrupt (falling-edge triggered)
	18	DRC2_SIG_DET_RISE_EINT1	0	DRC2 Signal-Detect Interrupt (rising-edge triggered)
	17	DRC1_SIG_DET_FALL_EINT1	0	DRC1 Signal-Detect Interrupt (falling-edge triggered)
	16	DRC1_SIG_DET_RISE_EINT1	0	DRC1 Signal-Detect Interrupt (rising-edge triggered)



## Table 4-55. Interrupt 1 Control Registers (Cont.)

Register Address	Bit	Label	Default	Description
R98340 (0x18024)	9	FLL2_REF_LOST_EINT1	0	FLL2 Reference Lost Interrupt (rising-edge triggered)
IRQ1_EINT_6	8	FLL1_REF_LOST_EINT1	0	FLL1 Reference Lost Interrupt (rising-edge triggered)
	3	FLL2_LOCK_FALL_EINT1	0	FLL2 Lock Interrupt (falling-edge triggered)
	2	FLL2_LOCK_RISE_EINT1	0	FLL2 Lock Interrupt (rising-edge triggered)
	1	FLL1_LOCK_FALL_EINT1	0	FLL1 Lock Interrupt (falling-edge triggered)
	0	FLL1_LOCK_RISE_EINT1	0	FLL1 Lock Interrupt (rising-edge triggered)
R98344 (0x18028)	21	DSP1_MPU_ERR_EINT1	0	DSP1 memory protection error (rising-edge triggered)
IRQ1_EINT_7	20	DSP1_WDT_EXPIRE_EINT1	0	DSP1 watchdog timer expiry (rising-edge triggered)
	19	DSP1_IHB_ERR_EINT1	0	DSP1 memory controller error (rising-edge triggered)
	18	DSP1_AHB_SYS_ERR_EINT1	0	DSP1 AHB system error (rising-edge triggered)
	17	DSP1_AHB_PACK_ERR_EINT1	0	DSP1 AHB packing error (rising-edge triggered)
	16	DSP1_NMI_ERR_EINT1	0	DSP1 NMI error (rising-edge triggered)
R98352 (0x18030)	31	MCU_HWERR_IRQ_OUT_EINT1	0	Memory control error (rising-edge triggered)
IRQ1_EINT_9	3	DSP1_IRQ3_EINT1	0	DSP1 IRQ3 interrupt (rising-edge triggered)
	2	DSP1_IRQ2_EINT1	0	DSP1 IRQ2 interrupt (rising-edge triggered)
	1	DSP1_IRQ1_EINT1	0	DSP1 IRQ1 interrupt (rising-edge triggered)
	0	DSP1_IRQ0_EINT1	0	DSP1 IRQ0 interrupt (rising-edge triggered)
R98356 (0x18034)	21	LSRC2_LOCK_FALL_EINT1	0	LSRC2 Lock Interrupt (falling-edge triggered)
IRQ1_EINT_10	20	LSRC2_LOCK_RISE_EINT1	0	LSRC2 Lock Interrupt (rising-edge triggered)
	19	ASRC1_IN2_LOCK_FALL_EINT1	0	ASRC1 IN2 Lock Interrupt (falling-edge triggered)
	18	ASRC1_IN2_LOCK_RISE_EINT1	0	ASRC1 IN2 Lock Interrupt (rising-edge triggered)
	17	ASRC1_IN1_LOCK_FALL_EINT1	0	ASRC1 IN1 Lock Interrupt (falling-edge triggered)
	16	ASRC1_IN1_LOCK_RISE_EINT1	0	ASRC1 IN1 Lock Interrupt (rising-edge triggered)
	13	LSRC3_LOCK_FALL_EINT1	0	LSRC3 Lock Interrupt (falling-edge triggered)
	12	LSRC3_LOCK_RISE_EINT1	0	LSRC3 Lock Interrupt (rising-edge triggered)
R98360 (0x18038)	31	GPIO8_FALL_EINT1	0	GPIO8 Interrupt (falling-edge triggered)
IRQ1_EINT_11	30	GPIO8_RISE_EINT1	0	GPIO8 Interrupt (rising-edge triggered)
	29	GPIO7_FALL_EINT1	0	GPIO7 Interrupt (falling-edge triggered)
	28	GPIO7_RISE_EINT1	0	GPIO7 Interrupt (rising-edge triggered)
	27	GPIO6_FALL_EINT1	0	GPIO6 Interrupt (falling-edge triggered)
	26	GPIO6_RISE_EINT1	0	GPIO6 Interrupt (rising-edge triggered)
	25	GPIO5_FALL_EINT1	0	GPIO5 Interrupt (falling-edge triggered)
	24	GPIO5_RISE_EINT1	0	GPIO5 Interrupt (rising-edge triggered)
	23	GPIO4_FALL_EINT1	0	GPIO4 Interrupt (falling-edge triggered)
	22	GPIO4_RISE_EINT1	0	GPIO4 Interrupt (rising-edge triggered)
	21	GPIO3_FALL_EINT1	0	GPIO3 Interrupt (falling-edge triggered)
	20	GPIO3_RISE_EINT1	0	GPIO3 Interrupt (rising-edge triggered)
		GPIO2_FALL_EINT1	0	GPIO2 Interrupt (falling-edge triggered)
		GPIO2_RISE_EINT1	0	GPIO2 Interrupt (rising-edge triggered)
	17	GPIO1_FALL_EINT1	0	GPIO1 Interrupt (falling-edge triggered)
	16	GPIO1_RISE_EINT1	0	GPIO1 Interrupt (rising-edge triggered)
R98368 (0x18040)	3	DSP1_TRB_STACK_ERR_EINT1	0	DSP1 trace buffer stack interrupt (rising-edge triggered)
IRQ1_EINT_13	1	DSP1_MIPS_PROF1_DONE_EINT1	0	DSP1 MIPS profile 1 done interrupt (rising-edge triggered)
	0	DSP1_MIPS_PROF0_DONE_EINT1	0	DSP1 MIPS profile 0 done interrupt (rising-edge triggered)
R98376 (0x18048)	13	I2C2_BLOCK_EINT1	0	I2C2 Block Interrupt (rising-edge triggered)
IRQ1_EINT_15	12	I2C2_DONE_EINT1	0	I2C2 Done Interrupt (rising-edge triggered)
	3	SPI2_STALLING_EINT1	0	SPI2 Stall Interrupt (rising-edge triggered)
	2	SPI2_BLOCK_EINT1	0	SPI2 Block Interrupt (rising-edge triggered)
	0	SPI2_DONE_EINT1	0	SPI2 Done Interrupt (rising-edge triggered)



#### Table 4-55. Interrupt 1 Control Registers (Cont.)

Register Address	Bit	Label	Default	Description
R98384 (0x18050)	17	TIMER2_EINT1	0	Timer 1 Interrupt (rising-edge triggered)
IRQ1_EINT_17	16	TIMER1_EINT1	0	Timer 1 Interrupt (rising-edge triggered)
	15	GPIO12_FALL_EINT1	0	GPIO12 Interrupt (falling-edge triggered)
	14	GPIO12_RISE_EINT1	0	GPIO12 Interrupt (rising-edge triggered)
	13	GPIO11_FALL_EINT1	0	GPIO11 Interrupt (falling-edge triggered)
	12	GPIO11_RISE_EINT1	0	GPIO11 Interrupt (rising-edge triggered)
	11	GPIO10_FALL_EINT1	0	GPIO10 Interrupt (falling-edge triggered)
	10	GPIO10_RISE_EINT1	0	GPIO10 Interrupt (rising-edge triggered)
	9	GPIO9_FALL_EINT1	0	GPIO9 Interrupt (falling-edge triggered)
	8	GPIO9_RISE_EINT1	0	GPIO9 Interrupt (rising-edge triggered)
R98388 (0x18054)	3	TIMER_ALM1_CH4_EINT1	0	Alarm 1 Channel 4 Interrupt (rising-edge triggered)
IRQ1_EINT_18	2	TIMER_ALM1_CH3_EINT1	0	Alarm 1 Channel 3 Interrupt (rising-edge triggered)
	1	TIMER_ALM1_CH2_EINT1	0	Alarm 1 Channel 2 Interrupt (rising-edge triggered)
	0	TIMER_ALM1_CH1_EINT1	0	Alarm 1 Channel 1 Interrupt (rising-edge triggered)
R98448 (0x18090)	17	OUT1L_SC_STS1	0	Output path short-circuit status
IRQ1_STS_1				0 = Normal, 1 = Short-circuit detected
	12	DSPCLK_ERR_STS1	0	DSPCLK Error Interrupt Status
				0 = Normal, 1 = Insufficient DSPCLK cycles for one or more
				of the requested DSP1 clock frequencies
	11	ASYNCCLK_ERR_STS1	0	ASYNCCLK error interrupt status
				0 = Normal, 1 = Insufficient ASYNCCLK cycles for the
	40	SYSCLK ERR STS1	0	requested signal path functionality
	10	SYSCLK_ERR_SIST	U	SYSCLK error interrupt status
				0 = Normal, 1 = Insufficient SYSCLK cycles for the requested signal path functionality
R98456 (0x18098)	9	OUT1L DISABLE DONE STS1	0	OUT1L disable status
IRQ1_STS_3	Ü	00112_818/1822_80112_0101		0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	1	OUT1L_ENABLE_DONE_STS1	0	OUT1L enable status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
R98464 (0x180A0)	20	INPUTS SIG DET STS1	0	Input path signal-detect status
IRQ1_STS_5				0 = Normal, 1 = Signal detected
	18	DRC2 SIG DET STS1	0	DRC2 signal-detect status
				0 = Normal, 1 = Signal detected
	16	DRC1_SIG_DET_STS1	0	DRC1 signal-detect status
				0 = Normal, 1 = Signal detected
R98468 (0x180A4)	9	FLL2_REF_LOST_STS1	0	FLL2 reference-lost status
IRQ1_STS_6				0 = Normal, 1 = Reference lost
	8	FLL1_REF_LOST_STS1	0	FLL1 reference-lost status
				0 = Normal, 1 = Reference lost
	2	FLL2_LOCK_STS1	0	FLL2 lock status
				0 = Not locked, 1 = Locked
	0	FLL1_LOCK_STS1	0	FLL1 lock status
				0 = Not locked, 1 = Locked
R98472 (0x180A8)	20	DSP1_WDT_EXPIRE_STS1	0	DSP1 watchdog timer status
IRQ1_STS_7				0 = Normal, 1 = Watchdog timer expired
	18	DSP1_AHB_SYS_ERR_STS1	0	DSP1 AHB system status
				0 = Normal, 1 = Error
	17	DSP1_AHB_PACK_ERR_STS1	0	DSP1 AHB packing status
				0 = Normal, 1 = Error
	16	DSP1_NMI_ERR_STS1	0	DSP1 NMI status
				0 = Normal, 1 = NMI asserted



## Table 4-55. Interrupt 1 Control Registers (Cont.)

Register Address	Bit	Label	Default	Description
R98480 (0x180B0)	3	DSP1_IRQ3_STS1	0	DSP1 IRQ3 status
IRQ1_STS_9				0 = Normal, 1 = Interrupt asserted
	2	DSP1_IRQ2_STS1	0	DSP1 IRQ2 status
				0 = Normal, 1 = Interrupt asserted
	1	DSP1_IRQ1_STS1	0	DSP1 IRQ1 status
				0 = Normal, 1 = Interrupt asserted
	0	DSP1_IRQ0_STS1	0	DSP1 IRQ0 status
				0 = Normal, 1 = Interrupt asserted
R98484 (0x180B4)	20	LSRC2_LOCK_STS1	0	LSRC2 Lock Status
IRQ1_STS_10				0 = Not locked, 1 = Locked
	18	ASRC1_IN2_LOCK_STS1	0	ASRC1 IN2 Lock Status
				0 = Not locked, 1 = Locked
	16	ASRC1_IN1_LOCK_STS1	0	ASRC1 IN1 Lock Status
	40	LODGS LOOK STOA	-	0 = Not locked, 1 = Locked
	12	LSRC3_LOCK_STS1	0	LSRC3 Lock Status 0 = Not locked, 1 = Locked
R98488 (0x180B8)	30	GPIO8_STS1	0	GPIOn input status. Reads back the logic level of GPIOn.
IRQ1_STS_11	28	GPIO7_STS1	0	Only valid for pins configured as GPIO input (does not include
\(\Q\) _010_11	26	GPIO6 STS1	0	DSPGPIO inputs).
	24	GPIO5 STS1	0	
	22	GPIO4 STS1	0	-
	20	GPIO3 STS1	0	
	18	GPIO2_STS1	0	-
	16	GPIO2_3131	0	-
R98512 (0x180D0)	14	GPIO12 STS1	0	GPIOn input status. Reads back the logic level of GPIOn.
	12	GPIO12_STS1	0	Only valid for pins configured as GPIO input (does not include
IRQ1_STS_17	10	GPIO11_S1S1	0	DSPGPIO inputs).
	8	GPIO10_STS1	0	Ser of to inpute).
R98576 (0x18110)	0	x MASK1	See	For each x EINT1 interrupt bit in registers
1.		X_IVIASK I	Footnote 1	0x18010–0x18054, a corresponding mask bit (x_MASK1) is
to R98644 (0x18154)			1 3041013	provided in registers 0x18110–0x18154.
N90044 (0x10104)				The mask bits are coded as follows:
				0 = Do not mask interrupt
				1 = Mask interrupt
R98872 (0x18238)	31	GPIO8 FALL EDGE1	0	GPIOn interrupt type
IRQ1_EDGE_11	30	GPIO8_RISE_EDGE1	0	0 = Level-triggered
	29	GPIO7 FALL EDGE1	0	1 = Edge-triggered
	28	GPIO7 RISE EDGE1	0	- 33
	27	GPIO6_FALL_EDGE1	0	
	26	GPIO6_RISE_EDGE1	0	
	25	GPIO5_FALL_EDGE1	0	
	24	GPIO5_RISE_EDGE1	0	
	23	GPIO4_FALL_EDGE1	0	
	22	GPIO4_RISE_EDGE1	0	
	21	GPIO3_FALL_EDGE1	0	
	20	GPIO3_RISE_EDGE1	0	1
	19	GPIO2_FALL_EDGE1	0	1
	18	GPIO2_RISE_EDGE1	0	1
	17	GPIO1 FALL EDGE1	0	1
	16	GPIO1_RISE_EDGE1	0	1
		- · · · · _· · · · · · · ·		1



Register Address	Bit	Label	Default	Description
R98896 (0x18250)	15	GPIO12_FALL_EDGE1	0	GPIOn interrupt type
IRQ1_EDGE_17	14	GPIO12_RISE_EDGE1	0	0 = Level-triggered
	13	GPIO11_FALL_EDGE1	0	1 = Edge-triggered
	12	GPIO11_RISE_EDGE1	0	
	11	GPIO10_FALL_EDGE1	0	
	10	GPIO10_RISE_EDGE1	0	
	9	GPIO9_FALL_EDGE1	0	
	8	GPIO9_RISE_EDGE1	0	

<sup>1.</sup>The BOOT DONE EINT1 interrupt is 0 (unmasked) by default; all other interrupts are 1 (masked) by default.

### 4.12 General-Purpose I/O

The CS47L63 supports up to 12 GPIO pins, which can be assigned to application-specific functions. The GPIOs enable interfacing and detection of external hardware and can provide logic outputs to other devices. The GPIO input functions can be used to generate an interrupt (IRQ) event.

The GPIO connections are multiplexed with the ASP and master-interface functions. The GPIO and interrupt circuits support the following functions:

- Pin-specific alternative functions for external interfaces (ASPn, SPI master, I2C master)
- Logic input/button detect (GPIO input)
- Logic 1 and Logic 0 output (GPIO output)
- Interrupt (IRQ) status
- Clock output
- Frequency-locked loop (FLL) status
- · FLL clock output
- Pulse-width modulation (PWM) signal output
- Input signal-detection status
- ASRC/LSRC lock status
- · Output signal path status
- Alarm generator output
- General-purpose timer status
- · DSP busy/idle status
- · SPI master interface slave-select output

Logic input and output (GPIO) can be supported in two different ways on the CS47L63. The standard mechanism described in this section provides a comprehensive suite of options including input debounce, and selectable output drive configuration. The DSP GPIO circuit is tailored towards more advanced requirements typically demanded by DSP software features. The DSP GPIO functions are described in Section 4.5.3.

#### 4.12.1 GPIO Control

For each GPIO, the selected function is determined by the  $GPn_FN$  field, where n identifies the GPIO pin (1–12). The pin direction, set by  $GPn_DIR$ , must be set according to function selected by  $GPn_FN$ .

If a pin is configured as a GPIO input ( $GPn_DIR = 1$ ,  $GPn_FN = 0x001$ ), the logic level at the pin can be read from the respective  $GPn_STS$  bit. Note that  $GPn_STS$  is not affected by the polarity-select ( $GPn_POL$ ) bit.

A debounce circuit can be enabled on any GPIO input, to avoid false event triggers. This is enabled on each pin by setting the respective  $GPn_DB$  bit. The debounce time is configurable for each GPIO using  $GPn_DBTIME$ . The debounce circuit uses the 32 kHz clock, which must be enabled whenever input debounce functions are required—see Section 4.10.4.



Each GPIO pin is an input to the interrupt control circuit and can be used to trigger an interrupt event. An interrupt event is triggered on the rising and falling edges of the GPIO input. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

Integrated pull-up and pull-down resistors are provided on each GPIO pin; these can be configured independently using the  $GPn_PU$  and  $GPn_PD$  fields. When the pull-up and pull-down control bits are both enabled, the CS47L63 provides a bus keeper function on the respective pin. The bus keeper function holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated).

**Note:** The bus keeper is enabled by default on all GPIO pins and, if not actively driven, may result in either a Logic 0 or Logic 1 at the respective input on start-up. If an external pull resistor is connected, the chosen resistance should take account of the bus keeper resistance (see Table 3-10). A strong pull resistor (e.g., 10 kΩ) is required, if a specific start-up condition is to be forced by the external pull component.

If a pin is configured as a GPIO output ( $GPn_DIR = 0$ ,  $GPn_FN = 0x001$ ), its level can be set to Logic 0 or Logic 1 using the  $GPn_LVL$  field. Note that the  $GPn_LVL$  bits are write-only—they do not provide status indication of GPIO input or output levels.

If a pin is configured as an output ( $GPn_DIR = 0$ ), the polarity can be selected using  $GPn_POL$ . If  $GPn_POL = 1$ , the selected output function is inverted. Note that, if  $GPn_FN = 0x000$  or 0x002, the  $GPn_POL$  bit has no effect on the respective GPIO pin.

A GPIO output can be either CMOS driven or open drain. This is selected on each pin using the respective  $GPn\_OP\_CFG$  bit. Note that if  $GPn\_FN = 0x000$  the  $GPn\_OP\_CFG$  bit has no effect on the respective GPIO pin—see Table 4-56 for further details. If  $GPn\_FN = 0x002$ , the respective pin output is CMOS.

The output drive strength of GPIOs is selectable using the respective GPn\_DRV\_STR bits.

The register fields that control the GPIO pins are described in Table 4-56.

Register Address Bit Label Default Description R3072 (0x0C00) GP12 STS GPIOn input level. Read this bit to read GPIO input level. 11 0 GPIO STATUS1 10 GP11 STS 0 9 GP10 STS 0 GP9 STS 8 0 GP8\_STS 0 GP7 STS 0 6 GP6\_STS 5 0 GP5 STS 0 3 GP4 STS 0 GP3 STS 2 0 GP2\_STS 1 0 0 GP1 STS 0

Table 4-56. GPIO Control



#### Table 4-56. GPIO Control (Cont.)

Register Address	Bit	Label	Default	Description
R3080 (0x0C08)	31	GPn_DIR	1	GPIOn pin direction
GPIO1_CTRL1				0 = Output
to				1 = Input
R3124 (0x0C34)				Note that, if $GPn_FN = 0x000$ or $0x002$ , this bit has no effect on the $GPIOn$ pin.
GPIO12_CTRL1				If GPn_FN = 0x000, the pin direction is set according to the applicable
				pin-specific function (see Table 4-58). If GPn_FN = 0x002, the pin direction is set according to the DSP GPIO configuration.
	30	GPn PU	1	GPIOn pull-up enable
		01 11_1 0		0 = Disabled
				1 = Enabled
				<b>Note:</b> If GP <i>n_</i> PD and GP <i>n_</i> PU are both set, a bus keeper function is enabled on
				the respective GPIOn pin.
	29	GPn_PD	1	GPIOn pull-down enable
				0 = Disabled
				1 = Enabled
				<b>Note:</b> If GPn_PD and GPn_PU are both set, a bus keeper function is enabled on
	24	CD - DDV CTD	1	the respective GPIOn pin.
	24	GPn_DRV_STR	1	GPIOn output drive strength 0 = 4 mA
				1 = 8 mA
	10:16	GPn_DBTIME[3:0]	0x0	GPIOn input debounce time
	19.10	GP11_DBT1WE[3.0]	UXU	0x0 = 100 μs
				0x1 = 1.5 ms  0x4 = 12 ms  0x7 = 96 ms  0xA = 768 ms
				$0x^2 = 3 \text{ ms}$ $0x^4 = 12 \text{ ms}$ $0x^4 = 30 \text{ ms}$ $0x^4 = 700 \text{ ms}$ $0x^2 = 30 \text{ ms}$ $0x^4 = 700 \text{ ms}$ $0x^4 = 700 \text{ ms}$
	15	GPn LVL	See	GPIOn level (write-only). Write to this bit to set a GPIO output.
	'	0. //		If GP <i>n_</i> POL is set, the GP <i>n_</i> LVL bit is the opposite logic level to the external pin.
	14	GPn_OP_CFG	0	GPIO <i>n</i> output configuration
				0 = CMOS
				1 = Open drain
				Note that, if $GPn$ FN = 0x000 or 0x002, this bit has no effect on the $GPIOn$
				output. If $GPn_F\overline{N} = 0x000$ , the pin configuration is set according to the
				applicable pin-specific function (see Table 4-58). If GPn_FN = 0x002, the pin
	13	GPn_DB	0	configuration is CMOS.  GPIOn input debounce select
	13	GFII_DB	0	0 = Disabled
				1 = Enabled
	12	GPn POL	0	GPIOn output polarity
	12	0 0.		0 = Noninverted (Active High)
				1 = Inverted (Active Low)
				Note that, if $GPn_FN = 0x000$ or $0x002$ , this bit has no effect on the $GPIOn$
				output.
	9:0	GPn_FN[9:0]	0x001	GPIO <i>n</i> Pin Function
				(see Table 4-57 for details)

<sup>1.</sup> n is a number (1–12) that identifies the individual GPIO.

#### 4.12.2 GPIO Function Select

The available GPIO functions are described in Table 4-57. The function of each GPIO is set using  $GPn_FN$ , where n identifies the GPIO pin (1–12). Note that the respective  $GPn_DIR$  must also be set according to whether the function is an input or output.

<sup>2.</sup> The default value of GPn\_LVL depends upon whether the pin is actively driven by another device. If the pin is actively driven, the bus keeper maintains this logic level. If the pin is not actively driven, the bus keeper may establish either a Logic 1 or Logic 0 as the initial input level.



#### Table 4-57. GPIO Function Select

GPn_FN	Valid On	Description	Comments
0x000	All GPIOs (1–12)	Pin-specific alternate function	Alternate configuration supporting ASPn, SPI, or I <sup>2</sup> C interface
			functions—seeSection 4.12.3.
0x001	All GPIOs (1–12)	Button-detect input/logic-level output	GPn_DIR = 0: GPIO pin logic level is set by GPn_LVL.
			GPn_DIR = 1: Button detect or logic level input.
0x002	All GPIOs (1–12)	DSP GPIO	Low latency input/output for DSP functions.
0x003	GPIO5-12 only	IRQ1 output	Interrupt (IRQ1) output
			0 = IRQ1 not asserted
			1 = IRQ1 asserted
0x010	GPIO5–12 only	FLL1 clock	Clock output from FLL1
0x011	GPIO5–12 only	FLL2 clock	Clock output from FLL2
0x013	GPIO5–12 only	Oscillator clock	Clock output from internal R-C oscillator
0x018	GPIO5-12 only	FLL1 lock	Indicates FLL1 lock status
			0 = Not locked
0.044	00105 40 1		1 = Locked
0x01A	GPIO5–12 only	FLL2 lock	Indicates FLL2 lock status
			0 = Not locked
0.040	00105 40 1		1 = Locked
0x048	GPIO5–12 only	OPCLK clock	Configurable clock output derived from SYSCLK
0x049	GPIO5–12 only	OPCLK async clock	Configurable clock output derived from ASYNCCLK
0x04A	GPIO5–12 only	OPCLK DSP clock	Configurable clock output derived from DSPCLK
0x080	All GPIOs (1–12)	PWM1 output	Configurable PWM output PWM1
0x081	All GPIOs (1–12)	PWM2 output	Configurable PWM output PWM2
0x08C	GPIO5–12 only	Input signal path signal detect	Indicates inputs signal path signal detect status
			0 = Signal threshold not exceeded
000	ODIO5 40	ACDO4 INIA II.	1 = Signal threshold exceeded
0x98	GPIO5-12 only	ASRC1 IN1 lock	Indicates ASRC1 IN1 Lock status
			(ASRC IN1 paths convert from the ASRC1_RATE1 sample rate to the ASRC1_RATE2 sample rate.)
			0 = Not locked
			1 = Locked
0x9A	GPIO5-12 only	ASRC1 IN2 lock	Indicates ASRC1 IN2 Lock status
0,10,1	01 100 12 01119	7 to to 1 miz look	(ASRC IN2 paths convert from the ASRC1 RATE2 sample rate to the
			ASRC1_RATE1 sample rate.)
			0 = Not locked
			1 = Locked
0x9C	GPIO5-12 only	LSRC2 lock	Indicates LSRC2 Lock status
			0 = Not locked
			1 = Locked
0xA0	GPIO5-12 only	LSRC3 lock	Indicates LSRC3 Lock status
			0 = Not locked
			1 = Locked
0x1FA	GPIO5-12 only	Output signal path status	Output signal path (OUTP/OUTN) status
			0 = Disabled
			1 = Enabled
0x230-	All GPIOs (1–12)	Alarm 1 Channel n status	Alarm 1 Channel <i>n</i> status ( <i>n</i> is 1–4)
0x233			A pulse is output when the respective alarm-trigger conditions are met.
			The pulse duration is configurable.
0x250-	All GPIOs (1–12)	Timer <i>n</i> status	Timer <i>n</i> status
0x251			A pulse is output after the respective timer reaches its final count
0,070	CDIOE 10 amb	DSD4 newer status	value.
0x373	GPIO5–12 only	DSP1 power status	DSP1 power status
			0 = Busy 1 = Idle
0x608-	All GPIOs (1–12)	SPI2 Slave Select 1–4	Slave-select outputs controlled by the SPI2 master interface
0x608-	All GFIOS (1-12)	OF IZ Slave Select 1-4	Joiave-Sciect outputs controlled by the SMIZ master interface
SAUUD	1	1	



### 4.12.3 Pin-Specific Alternate Function— $GPn_FN = 0x000$

Each GPIO pin is multiplexed with the pin-specific functions listed in Table 4-58. The alternate functions are selected by setting the respective GPn\_FN fields to 0x000, as described in Section 4.12.1. Note that each function is unique to the associated pin and can be supported only on that pin.

If the alternate function is selected on a GPIO pin, the pin direction (input or output) and the output driver configuration (CMOS or open drain) are set as described in Table 4-58. The respective GPn\_DIR and GPn\_OP\_CFG bits have no effect in this case.

GPIO	Alternate Function <sup>1</sup>	Description	Direction	Output Driver Configuration
GPIO1	ASP1_DOUT	Audio Serial Port 1 data output	Digital output	CMOS
GPIO2	ASP1_DIN	Audio Serial Port 1 data input	Digital input	_
GPIO3	ASP1_BCLK	Audio Serial Port 1 bit clock	Digital I/O	CMOS
GPIO4	ASP1_FSYNC	Audio Serial Port 1 frame sync	Digital I/O	CMOS
GPIO5	ASP2_DOUT	Audio Serial Port 2 data output	Digital output	CMOS
GPIO6	ASP2_DIN	Audio Serial Port 2 data input	Digital input	_
GPIO7	ASP2_BCLK	Audio Serial Port 2 bit clock	Digital I/O	CMOS
GPIO8	ASP2_FSYNC	Audio Serial Port 2 frame sync	Digital I/O	CMOS
GPIO9	SPI2_SS	SPI master interface Slave Select 1	Digital output	CMOS
GPIO10	SPI2_SCLK	SPI master interface clock	Digital output	CMOS
GPIO11	SPI2_MISO/I2C2_SCL [2]	SPI master interface data output/ I2C master clock output	Digital I/O	CMOS
GPIO12	SPI2_MOSI/I2C2_SDA [2]	SPI master interface data input/ I2C master data I/O	Digital I/O	CMOS

Table 4-58. GPIO Alternate Functions

## 4.12.4 Button Detect input/Logic Level output— $GPn_FN = 0x001$

The GPIO pins can be configured for general-purpose digital input/output by setting the respective GPIO fields as described in Section 4.12.1.

- The GPIO input configuration is suitable for button-detect functionality. Note that it is recommended to enable the GPIO input debounce feature when using GPIOs as button input.
  - The  $GPn\_STS$  fields indicate the logic levels on each GPIO input—after the respective debounce function. Note that  $GPn\_STS$  is not affected by the  $GPn\_POL$  bit.
  - The debounced GPIO signals are also inputs to the interrupt-control circuit. Separate interrupts are associated with the rising and falling edges of the <u>GPIO</u> input. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See <u>Section 4.11</u> for details of the interrupt event handling.
- The GPIO output can be used to drive a logic high or logic low level to provide an indication or control signal to an external circuit.
  - The output logic level is selected using the respective  $GPn_LVL$  bit. Note that the  $GPn_LVL$  bits are write-only—they do not provide status indication of GPIO input or output levels.
  - The polarity of the GPIO output can be inverted using the  $GPn\_POL$  bits. If  $GPn\_POL = 1$ , the external output is the opposite logic level to  $GPn\_LVL$ .

### 4.12.5 DSP GPIO (Low-Latency DSP Input/Output)— $GPn_FN = 0x002$

The DSP GPIO function provides an advanced I/O capability for signal-processing applications. The DSP GPIO pins are accessed using maskable sets of I/O control registers; this allows the selected combinations of GPIOs to be controlled with ease, regardless of how the allocation of GPIO pins has been implemented in hardware.

The DSP GPIO function is selected by setting the respective GPIO fields as described in Section 4.12.1. A full description of the DSP GPIO function is provided in Section 4.5.3.

<sup>1.</sup> The alternate function is enabled if the respective GPn FN value is 0x000.

<sup>2.</sup> The applicable function is configured using SPI\_I2C\_MST\_SEL—see Table 4-33.



Note that, if  $GPn_FN$  is set to 0x002, the respective pin direction (input or output) is set according to the DSP GPIO configuration for that pin—the  $GPn_FN$  DIR control bit has no effect in this case.

#### 4.12.6 Interrupt (IRQ) Status Output—GP $n_FN = 0x003$

The CS47L63 has an interrupt controller, which can be used to indicate when any selected interrupt events occur. Individual interrupts may be masked in order to configure the interrupt as required. See Section 4.11 for a full definition of all supported interrupt events.

The IRQ1 interrupt-request status may be output directly on a <u>GPIO</u> pin by setting the respective GPIO fields as described in <u>Section 4.12.1</u>. Note that the IRQ1 status is output on the <u>IRQ</u> pin at all times.

### 4.12.7 Frequency-Locked Loop (FLL) Clock Output—GPn\_FN = 0x010, 0x011

Clock signals derived from the FLLs may be output on a GPIO pin. The GPIO output from each FLLn (FLL1 or FLL2) is controlled by the respective FLLn\_GPCLK\_DIV and FLLn\_GPCLK\_EN fields, as described in Table 4-59.

To support the FLL clock output, the respective  $FLLn\_GPCLK\_SRC$  field must be cleared. If the FLL clock output is not used, it is recommended to set  $FLLn\_GPCLK\_SRC = 11$  in order to minimize power consumption.

It is recommended to disable the clock output ( $FLL_n\_GPCLK\_EN = 0$ ) before making any change to  $FLL_n\_GPCLK\_DIV$ .

Note that FLL*n*\_GPCLK\_DIV and FLL*n*\_GPCLK\_EN affect the GPIO output only; they do not affect the FLL frequency. The maximum output frequency supported for GPIO output is noted in Table 3-10.

The FLL clock output is configured by setting the respective GPIO fields as described in Section 4.12.1. See Section 4.10 for details of the CS47L63 system clocking and how to configure the FLL.

Register Address	Bit	Label	Default	D	escription
R7328 (0x1CA0)	11:10	FLL1_GPCLK_SRC[1:0]	11	FLL1 GPIO Clock Source	
FLL1_GPIO_CLOCK				00 = FLL	10 = Reserved
				01 = Reserved	11 = Disabled
	7:1	FLL1_GPCLK_DIV[6:0]	0x02	FLL1 GPIO Clock Divider	
				0x00 = Reserved	0x04 = Divide by 4
				0x01 = Reserved	
				0x02 = Divide by 2	0x7F = Divide by 127
				0x03 = Divide by 3	$(F_{GPIO} = F_{FLL}/FLL1\_GPCLK\_DIV)$
	0	FLL1_GPCLK_EN	0	FLL1 GPIO Clock Enable	
				0 = Disabled	
				1 = Enabled	
R7584 (0x1DA0)	11:10	FLL2_GPCLK_SRC[1:0]	11	FLL2 GPIO Clock Source	
FLL2_GPIO_CLOCK				00 = FLL	10 = Reserved
				01 = Reserved	11 = Disabled
	7:1	FLL2_GPCLK_DIV[6:0]	0x02	FLL2 GPIO Clock Divider	
				0x00 = Reserved	0x04 = Divide by 4
				0x01 = Reserved	
				0x02 = Divide by 2	0x7F = Divide by 127
				0x03 = Divide by 3	$(F_{GPIO} = F_{FLL}/FLL2\_GPCLK\_DIV)$
	0	FLL2_GPCLK_EN	0	FLL2 GPIO Clock Enable	
				0 = Disabled	
				1 = Enabled	

Table 4-59. FLL Clock Output Control

### 4.12.8 Oscillator Clock Output—GPn\_FN = 0x013

A clock signal derived from the internal R-C oscillator can be output on a GPIO pin. The oscillator is enabled by setting RCO EN, as defined in Table 4-48. The nominal oscillator frequency is specified in Table 3-11.

The oscillator clock output is configured by setting the respective GPIO fields as described in Section 4.12.1. See Section 4.10 for details of the CS47L63 system clocking.



### 4.12.9 Frequency-Locked Loop (FLL) Status Output—GP $n_FN = 0x018, 0x01A$

The CS47L63 provides FLL status flags, which may be used to control other events. The FLL lock signals indicate whether FLL lock has been achieved. See Section 4.10.7 for details of the FLLs.

The FLL lock signals may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

The FLL lock signals are inputs to the interrupt controller circuit. Separate interrupts are associated with the rising and falling edges of the <u>FLL</u>-lock status. The associated interrupt bits are latched once set; they can be polled at any time or used to control the <u>IRQ</u> signal. See <u>Section 4.11</u> for details of the interrupt event handling.

#### 4.12.10 OPCLK, OPCLK ASYNC, and OPCLK DSP Output—GPn FN = 0x048, 0x049, 0x04A

A clock output (OPCLK) derived from SYSCLK can be output on a GPIO pin. The OPCLK frequency is controlled by OPCLK DIV and OPCLK SEL. The OPCLK output is enabled by setting OPCLK EN, as described in Table 4-60.

A clock output (OPCLK\_ASYNC) derived from ASYNCCLK can be output on a GPIO pin. The OPCLK\_ASYNC frequency is controlled by OPCLK\_ASYNC\_DIV and OPCLK\_ASYNC\_SEL. The OPCLK\_ASYNC output is enabled by setting OPCLK\_ASYNC\_EN.

A clock output (OPCLK\_DSP) derived from DSPCLK can be output on a GPIO pin. The OPCLK\_DSP frequency is controlled by OPCLK\_DSP\_DIV and OPCLK\_DSP\_SEL. The OPCLK\_DSP output is enabled by setting OPCLK\_DSP\_EN.

It is recommended to disable the clock output before making any change to the respective x DIV or x SEL fields.

The source frequency for OPCLK, OPCLK\_ASYNC, and OPCLK\_DSP must be selected using the respective *x*\_SEL field. The selected frequency must be less than or equal to the applicable system clock source. The maximum output frequency supported for GPIO output is noted in Table 3-10.

The OPCLK, OPCLK\_ASYNC, and OPCLK\_DSP signals can be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

See Section 4.10 for details of the system clocks (SYSCLK, ASYNCCLK, and DSPCLK).

#### Table 4-60. OPCLK Control

Register Address	Bit	Label	Default	Description
R4128 (0x1020)	15	OPCLK_EN	0	OPCLK Enable
OUTPUT_SYS_CLK				0 = Disabled
				1 = Enabled
	7:3	OPCLK_DIV[4:0]	0x00	OPCLK Divider
				0x02 = Divide by 2
				0x04 = Divide by 4
				0x06 = Divide by 6
				(even numbers only)
				0x1E = Divide by 30
				Note that only even numbered divisions (2, 4, 6, etc.) are valid selections. All other codes are reserved if the OPCLK signal is enabled.
	2:0	OPCLK_SEL[2:0]	000	OPCLK Source Frequency
				000 = 6.144 MHz (5.6448 MHz)
				001 = 12.288 MHz (11.2896 MHz)
				010 = 24.576 MHz (22.5792 MHz)
				011 = 49.152 MHz (45.1584 MHz)
				All other codes are reserved
				The frequencies in brackets apply for 44.1 kHz–related SYSCLK rates only (i.e., SAMPLE_RATE_n = 0x09–0x0D).
				The OPCLK source frequency must be less than or equal to the SYSCLK frequency.



#### Table 4-60. OPCLK Control (Cont.)

Register Address	Bit	Label	Default	Description
R4132 (0x1024)	15	OPCLK_ASYNC_	0	OPCLK_ASYNC Enable
OUTPUT_ASYNC_		EN		0 = Disabled
CLK				1 = Enabled
	7:3	OPCLK_ASYNC_	0x00	OPCLK_ASYNC Divider
		DIV[4:0]		0x02 = Divide by 2
				0x04 = Divide by 4
				0x06 = Divide by 6
				(even numbers only)
				0x1E = Divide by 30
				Note that only even numbered divisions (2, 4, 6, etc.) are valid selections. All other codes are reserved if the OPCLK_ASYNC signal is enabled.
	2:0	OPCLK_ASYNC_	000	OPCLK_ASYNC Source Frequency
		SEL[2:0]		000 = 6.144 MHz (5.6448 MHz)
				001 = 12.288 MHz (11.2896 MHz)
				010 = 24.576 MHz (22.5792 MHz)
				011 = 49.152 MHz (45.1584 MHz)
				All other codes are reserved
				The frequencies in brackets apply for 44.1 kHz–related ASYNCCLK rates only (i.e., ASYNC_SAMPLE_RATE_n = 0x09–0x0D).
				The OPCLK_ASYNC source frequency must be less than or equal to the ASYNCCLK frequency.
R4172 (0x104C)	15	OPCLK_DSP_EN	0	OPCLK_DSP Enable
OUTPUT_DSP_CLK				0 = Disabled
				1 = Enabled
	7:3	OPCLK_DSP_ DIV[4:0]	0x00	OPCLK_DSP Divider
				0x02 = Divide by 2
				0x04 = Divide by 4
				0x06 = Divide by 6
				(even numbers only)
				0x1E = Divide by 30
				Note that only even numbered divisions (2, 4, 6, etc.) are valid selections. All other codes are reserved if the OPCLK_DSP signal is enabled.
	2:0	OPCLK_DSP_	000	OPCLK_DSP Source Frequency
		SEL[2:0]		000 = 6.144 MHz
				001 = 12.288 MHz
				010 = 24.576 MHz
				011 = 49.152 MHz
				All other codes are reserved
				The OPCLK_DSP source frequency must be less than or equal to the DSPCLK frequency.

## 4.12.11 Pulse-Width Modulation (PWM) Signal Output— $GPn_FN = 0x080, 0x081$

The CS47L63 incorporates two PWM signal generators, which can be enabled as GPIO outputs. The duty cycle of each PWM signal can be modulated by an audio source, or can be set to a fixed value using a control register setting.

The PWM outputs may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

See Section 4.3.10 for details of how to configure the PWM signal generators.

### 4.12.12 Input Signal Path Signal Detect—GPn\_FN = 0x08C

The input path signal-detect function provides an output that indicates the status of one or more selected input channels. The signal-detect status indicates when one or more of the input channels exceeds the configured signal-threshold level. See Section 4.2.8 for details of the input path signal-detect function.



The input path signal-detect status may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

The signal-detect function is an input to the interrupt control circuit. Separate interrupts are associated with the rising and falling edges of the signal-detect status. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

#### 4.12.13 ASRC/LSRC Lock Status Output—GPn FN = 0x098, 0x09A, 0x09C, 0x0A0

The ASRC/LSRC sample-rate converters provide status flags which may be used to control other events. The ASRC-/LSRC-lock signals indicate whether respective circuit has achieved lock. See Section 4.3.12 for details of the sample-rate converters.

The ASRC-/LSRC-lock signals may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.2.

The ASRC-/LSRC-lock signals are inputs to the interrupt control circuit. An interrupt event is triggered on the rising and falling edges of the respective event. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

#### 4.12.14 Output Driver Status—GPn\_FN = 0x1FA

The output signal path is controlled by a pop-suppressed control sequence to enable or disable the respective circuits. The CS47L63 provides an output-path status flag, indicating the status of the headphone output driver. See Section 4.9 for details of the output signal path.

The output path status may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

The output path status also provides input to the interrupt control circuit, to provide indication when the enable/disable control sequence completes. Separate interrupts are associated with each event. See Section 4.11 for details of the interrupt event handling.

### 4.12.15 Alarm Generator Status Output— $GPn_FN = 0x230-0x233$

The CS47L63 alarm-generator circuit is associated with the general-purpose timers. The alarm generator supports up to four output channels; these can be used to indicate one-off events, or can be configured for cyclic (repeated) triggers. See Section 4.5.1 for details of the alarm-control circuits.

The alarm status may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1. The alarm status is asserted when the respective alarm-trigger conditions are met. The signal is asserted for a duration that is configurable as described in Section 4.5.1.1.

The alarm generators also provide input to the interrupt control circuit. An interrupt event is triggered whenever the alarm-trigger conditions are met. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

## 4.12.16 General-Purpose Timer Status Output— $GPn_FN = 0x250-0x251$

The CS47L63 incorporates two general-purpose timers, which support a wide variety of uses. The timers can count up or down, and support continuous or single count modes. A status output, indicating the progress of each timer, is provided. See Section 4.5.2 for details of the general-purpose timers.

A logic signal from each general-purpose timer may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1. This logic signal is pulsed high whenever the timer reaches its final count value.

The general-purpose timers also provide input to the interrupt control circuit. An interrupt event is triggered whenever the timer reaches its final count value. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.



## 4.12.17 DSP1 Power Status— $GPn_FN = 0x373$

The Halo Core DSP supports a wide range of audio-enhancement functions. In typical applications, the DSP operates intermittently, waiting for an interrupt or other event before proceeding. A status output, indicating DSP activity, is provided to assist in the development of DSP firmware code. See Section 4.4 for details of the Halo Core DSP.

A logic signal from the DSP may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1. The power-status indication is asserted if the DSP is idle.

### 4.12.18 SPI2 Slave-Select Output—GPn\_FN = 0x608, 0x609, 0x60A, 0x60B

The SPI master interface supports four slave-select (SS) connections, enabling multiple devices to be accessed on a shared bus. The SS output is asserted (Logic 0) at the start of a SPI transaction and deasserted (Logic 1) at the end. See Section 4.5.5 for details of the SPI master interface.

The slave-select outputs, SS1–SS4, may be configured on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1. Active-low output is configured by setting the respective GP*n*\_POL bit.

Note the Slave Select 1 function ( $GPn_FN = 0x608$ ) is the same signal as the pin-specific  $\overline{SS}$  function on GPIO9 ( $GP9_FN = 0x000$ ).

#### 4.13 Control Interface

The CS47L63 supports a control interface for read/write access to its control registers. The control interface is a slave interface and operates in 4-wire SPI or 2-wire I<sup>2</sup>C modes.

The control interface mode is configured after power up or hardware reset—the CS47L63 automatically detects the applicable mode by monitoring the interface pins when the first control message is received from the host. Note that, following the automatic mode selection, the control-interface mode is then fixed until the next power cycle or hardware reset.

If the control interface is used in I2C Mode, the unused SPI-interface pins should be tied off as follows:

- SPI1 SS—tied high (VDD IO)
- SPI1 SCK—tied low (GND D)

The CS47L63 executes a boot sequence following power-on reset, hardware reset, or software reset. Note that control register writes should not be attempted until the boot sequence has completed. See Section 4.16 for further details.

Timing specifications for the control interface are provided in Table 3-19 and Table 3-18. In SPI Mode, certain system-wide constraints must be observed to ensure the control-interface limits are not exceeded. Full details of these requirements are provided in Section 4.10.6. These constraints need to be considered if any of the following conditions is true:

- SYSCLK is enabled and is < 11.2896 MHz</li>
- Control-register access is scheduled at register address 0x100000 or above

Note that the control interface function can be supported with or without system clocking—there is no requirement for SYSCLK to be enabled when accessing the register map.

#### 4.13.1 Four-Wire (SPI) Control Mode

The SPI1 control-interface mode is supported using the SPI1\_SS, SPI1\_SCK, SPI1\_MOSI, and SPI1\_MISO pins.

The SPI1 control interface supports selectable drive-strength, pull-down, and phase control using the register fields described in Table 4-61.

Register Address	Bit	Label	Default	Description
R144 (0x0090)	0	SPI1_DPHA	0	SPI1 data phase control
CTRL_IF_DPHA				0 = MISO driven on falling SCK edge
				1 = MISO driven on rising SCK edge
R4100 (0x1004)	8	SPI1_MISO_SCL_	1	SPI1_MISO output drive strength
SPI1_CFG_1		DRV_STR		0 = 4  mA
				1 = 8 mA
	7	SPI1_MISO_SCL_	0	SPI1_MISO pull-down control
		PD		0 = Disabled
				1 = Enabled

**Table 4-61. Control Interface Configuration** 

The MOSI (data-input) pin supports the following behavior:

- In write operations (R/ $\overline{W}$  = 0), the MOSI pin input is driven by the controlling device.
- In read operations (R/ $\overline{W}$  = 1), the MOSI pin is ignored following receipt of the valid register address.

The MISO (data-output) pin supports the following behavior:

- If SS is asserted (Logic 0), the MISO output is actively driven when outputting data and is high impedance at other times. If SS is not asserted, the MISO output is high impedance.
- The timing of the MISO data output is configurable using SPI1\_DPHA. Depending on the host-interface behavior
  and timing requirements, SPI1\_DPHA can be used to support a wide range of SCK frequencies. See Table 3-19 for
  timing information.
- The high-impedance state of the MISO output allows the pin to be shared with other slaves. An internal pull-down resistor can be enabled on the MISO pin, as described in Table 4-61.

The SPI interface uses a 31-bit register address and 32-bit data words. Note that the full SPI message protocol also includes a read/write bit and a 32-bit padding phase (see Fig. 4-57 and Fig. 4-58).

Continuous read and write modes enable multiple register operations to be scheduled faster than is possible with single register operations. <u>In these modes</u>, the CS47L63 automatically increments the register address at the end of each data word, for as long as SS is held low and SCK is toggled. Successive data words can be input/output every 32 clock cycles.

The SPI transaction ends when the  $\overline{SS}$  pin is set high (Logic 1). The  $\overline{SS}$  pin must be set high between successive read or write operations—see Table 3-19 for the minimum duration.

The SPI protocol is shown in Fig. 4-57 and Fig. 4-58.

Fig. 4-57 shows a single register write to a specified address.




Figure 4-57. Control Interface SPI Register Write



Fig. 4-58 shows a single register read from a specified address. Note that Fig. 4-58 assumes MISO is driven on the falling SCK edge, i.e., SPI1 DPHA = 0.




Figure 4-58. Control Interface SPI Register Read

#### 4.13.2 Two-Wire (I<sup>2</sup>C) Control Interface

The I2C1 control-interface mode is supported using the I2C1\_SCL and I2C1\_SDA pins.

The I2C1 SDA output drive strength is configurable as described in Table 4-62.

 
 Register Address
 Bit
 Label
 Default
 Description

 R4100 (0x1004)
 9
 SPI1\_MOSI\_ SDA\_DRV\_STR
 1
 I2C1\_SDA output drive strength 0 = 4 mA 1 = 8 mA

Table 4-62. Control Interface Configuration

In I<sup>2</sup>C Mode, the CS47L63 is a slave device on the control interface; SCL is a clock input, while SDA is a bidirectional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the CS47L63 transmits Logic 1 by tristating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the Logic 1 can be recognized by the master.

In order to allow many devices to share a single two-wire control bus, every device on the bus has a unique 8-bit device ID (this is not the same as the address of each register in the CS47L63).

The CS47L63 device ID is 0011\_0100 (0x34). Note that the LSB of the device ID is the read/write bit; this bit is set to Logic 1 for read and Logic 0 for write.

The I2C1 control interface operates as a slave device only. The controller indicates the start of data transfer with a high-to-low transition on SDA while SCL remains high. This indicates that a device ID and subsequent address/data bytes follow. The CS47L63 responds to the start condition and shifts in the next 8 bits on SDA (8-bit device ID, including read/write bit, MSB first). If the device ID received matches the device ID of the CS47L63, the CS47L63 responds by pulling SDA low on the next clock pulse (ACK). If the device ID is not recognized or the R/W bit is set incorrectly, the CS47L63 returns to the idle condition and waits for a new start condition.

If the device ID matches the device ID of the CS47L63, the data transfer continues. The controller indicates the end of data transfer with a low-to-high transition on SDA while SCL remains high. After receiving a complete address and data sequence the CS47L63 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e., SDA changes while SCL is high), the device returns to the idle condition.

The I<sup>2</sup>C interface uses a 32-bit register address and 32-bit data words. Note that the full I<sup>2</sup>C message protocol also includes a device ID, a read/write bit, and other signaling bits (see Fig. 4-59 and Fig. 4-60).


The CS47L63 supports the following read and write operations:

- Single write
- Single read
- Multiple write
- Multiple read



Continuous (multiple) read and write modes allow register operations to be scheduled faster than is possible with single register operations. In these modes, the CS47L63 automatically increments the register address after each data word. Successive data words can be input/output every four data bytes.


The I<sup>2</sup>C protocol for a single, 32-bit register write operation is shown in Fig. 4-59.



Note: The SDA pin is used as input for the control register address and data SDA is pulled low by the receiving device to provide the acknowledge (ACK) response

Figure 4-59. Control Interface I<sup>2</sup>C Register Write

The I<sup>2</sup>C protocol for a single, 32-bit register read operation is shown in Fig. 4-60.



Note: The SDA pin is driven by both the master and slave devices in turn to transfer device address register address, data and ACK responses

Figure 4-60. Control Interface I<sup>2</sup>C Register Read

The control interface also supports other register operations; the interface protocol for these operations is shown in Fig. 4-61 through Fig. 4-64. The terminology used in the following figures is detailed in Table 4-63.

Terminology	Description
S	Start condition
Sr	Repeated start
A	Acknowledge (SDA low)
Ā	Not acknowledge (SDA high)
Р	Stop condition
R/W	Read/not write
	0 = Write; 1 = Read
[White field]	Data flow from bus master to CS47L63
[Gray field]	Data flow from CS47L63 to bus master

Table 4-63. Control Interface (I<sup>2</sup>C) Terminology



Fig. 4-61 shows a single register write to a specified address.




Figure 4-61. Single-Register Write to Specified Address

Fig. 4-62 shows a single register read from a specified address.




Figure 4-62. Single-Register Read from Specified Address

Fig. 4-63 shows a multiple register write to a specified address.




Figure 4-63. Multiple-Register Write to Specified Address



Fig. 4-64 shows a multiple register read from a specified address.




Figure 4-64. Multiple-Register Read from Specified Address

## 4.14 Regulators and Voltage Reference

The CS47L63 incorporates an LDO-regulator circuit to generate supply rails for external microphone requirements. The output of the regulator powers a MICBIAS generator with three switchable outputs, providing low-noise reference voltages suitable for biasing ECM-type microphones or powering digital microphones.

The microphone bias/power outputs can also be derived directly from VDD\_A, allowing external microphones to be supported (at restricted operating voltages) while the LDO is disabled.

The VDD LDO domain powers the LDO-regulator circuit. Refer to Section 5.1 for recommended external components.

### 4.14.1 LDO Regulator and MICBIAS Generator

The LDO regulator (LDO2) provides the supply rail for the MICBIAS generator. LDO2 is enabled by setting LDO2 EN.

- If LDO2 is enabled, the output voltage is selected using the LDO2\_VSEL field.
   Note that the LDO2 supply (VDD\_LDO) must be at least 300 mV greater than the selected LDO2 output voltage. If the MICBIAS generator is in normal (regulator) mode, the LDO2 output voltage must be at least 200 mV greater than the selected MICBIAS1x output voltage.
- If LDO2 is disabled, the output (LDO\_FILT pin) can be either floating or actively discharged. The behavior is configured using the LDO2\_DISCH bit.

Note: When writing to LDO2 EN, the register must be written twice to ensure the new setting is latched in correctly.

The MICBIAS generator provides a low-noise reference voltage suitable for biasing ECM-type microphones or powering digital microphones. The MICBIAS regulator is enabled by setting MICB1 EN.

The MICBIAS generator can operate in Regulator Mode or in Bypass Mode, selected using MICB1\_BYPASS.

- In Regulator Mode (MICB1\_BYPASS = 0), the output voltage is selected using MICB1\_LVL. In this mode, the LDO2 output voltage must be at least 200 mV greater than the required MICBIAS output voltage. The MICBIAS outputs are powered from the LDO2 regulator and use the internal band-gap circuit as a reference.
  - In Regulator Mode, the MICBIAS regulators are designed to operate without external decoupling capacitors. The regulators can be configured to support a capacitive load if required, using the MICB1\_EXT\_CAP bit. (This may be appropriate for a DMIC supply.) It is important that the external capacitance is compatible with the applicable MICB1\_EXT\_CAP setting. The compatible load conditions are detailed in Table 3-11.
- In Bypass Mode (MICB1\_BYPASS = 1), the MICBIAS1x outputs (if enabled), are connected directly to LDO2 output. Note that the MICB1\_EXT\_CAP setting is not applicable in Bypass Mode—there are no restrictions on the external MICBIAS capacitance in Bypass Mode.



The MICBIAS generator incorporates a pop-free control circuit to ensure smooth transitions when the MICBIAS output is enabled or disabled in Bypass Mode; this option is configured using MICB1 RATE.

**Note:** When writing to MICB1\_EN or MICB1\_BYPASS, the register must be written twice to ensure the new settings are latched in correctly.

If the MICBIAS generator is disabled, the output can be configured as either floating or actively discharged; this is selected using MICB1\_DISCH. The discharge path is only effective if the MICBIAS generator is disabled.

The LDO-regulator and MICBIAS-generator circuits are shown in Fig. 4-65. The associated control bits are described in Table 4-64. Note that decoupling capacitors are required for these circuits—refer to Section 5.1.4 for recommended external components.

## 4.14.2 Microphone Bias (MICBIAS) Output Control

The CS47L63 supports three independently switchable MICBIAS outputs—MICBIAS1A, MICBIAS1B, and MICBIAS1C. The outputs are enabled using MICB1x\_EN for the respective output.

The MICBIAS1x outputs can be sourced either from the LDO2 regulator and MICBIAS generator (see Section 4.14.1) or can be provided directly from the VDD\_A power rail. The source is selected using MICB1x\_SRC for the respective output.

**Note:** The MICBIAS1*x* output voltage is not configurable if sourced from VDD\_A. This option is intended for low-power operation with the LDO and MICBIAS generator disabled. The VDD\_LDO supply rail is not required in this case.

If a MICBIAS1x output is disabled, the output can be configured as either floating or actively discharged; the applicable behavior is selected using MICB1x DISCH. The discharge path is only effective if the respective output is disabled.

The MICBIAS1x outputs are current limited to ensure glitch-free start-up and to provide protection against short-circuit conditions. The current-limit function provides input to the interrupt controller and can be used to trigger an interrupt event when a short-circuit condition is detected. See Section 4.11 for details of the CS47L63 interrupt controller.

**Note:** The short-circuit interrupt is triggered whenever one of the MICBIAS1*x* outputs transitions from the enabled to disabled state. To avoid unnecessary interrupts, it is recommended to mask the interrupt (MICB\_SC\_MASK1 = 1) before disabling any of the MICBIAS1*x* outputs. After configuring the MICBIAS1*x* outputs, the interrupt should be cleared (write 1 to MICB\_SC\_EINT1) and then unmasked (MICB\_SC\_MASK1 = 0).

To avoid unnecessary interrupts, the control sequence described above is required regardless of whether the MICBIASx outputs are disabled due to MICB1x\_EN = 0, MICB1\_EN = 0, or LDO2\_EN = 0.

A status bit is associated with each MICBIAS1x output, indicating whether the short-circuit condition has been detected. If a short-circuit interrupt condition is triggered, these bits can be used to indicate which MICBIAS1x output is in error.

Note that the current-limit function uses the 32 kHz clock, which must be enabled whenever the MICBIAS outputs are used—see Section 4.10.4.

The MICBIAS control fields are described in Table 4-64.

## 4.14.3 External Powering of MICBIAS pins

164

The CS47L63 can support an external source applied to the MICBIAS pins (e.g., if the microphone is connected to two devices simultaneously). If one or more of the MICBIAS1x pins is powered externally, the following conditions must be observed:

- The respective MICBIAS outputs must be disabled and floating (MICB1x\_EN=0, MICB1x\_DISCH=0)
- The LDO2 regulator must be enabled and configured for 3.1 V output (LDO2 EN=1, LDO2 VSEL=0x7)
- The MICBIAS generator must be enabled in bypass mode (MICB1\_EN=1, MICB1\_BYPASS=1)
- The external source must not exceed the LDO2 output voltage. It is recommended to ensure the external source voltage is 3.0 V or less.

Note that the other MICBIAS1x pins (not powered externally) may still be used, although the output-voltage selection is restricted due to the conditions above. In this case, the MICBIAS1x voltage is either 3.1 V (if MICB1x\_SRC=0) or VDD\_A (if MICB1x\_SRC=1).



If none of the MICBIAS pins are powered externally, and all the MICBIAS outputs are either disabled or sourced from VDD A, the LDO and MICBIAS generator may be disabled. The VDD LDO supply is not required in this case.

#### 4.14.4 Voltage-Reference Circuit

The CS47L63 incorporates a voltage-reference circuit, powered by VDD\_A. This ensures the accuracy of the LDO-regulator and MICBIAS-generator circuits.

#### 4.14.5 Block Diagram and Control Registers

The regulator circuits are shown in Fig. 4-65. Note that decoupling capacitors are required for these circuits—refer to Section 5.1 for recommended external components.




Figure 4-65. Reference and Regulator Circuits

The LDO and MICBIAS control registers are described in Table 4-64.

Table 4-64. LDO and MICBIAS Control Registers

Register Address	Bit	Label	Default		Description	n							
R9224 (0x2408)	7:5	LDO2_VSEL[2:0]	0x0	LDO2 output voltage select									
LDO2_CTRL1				0x0 = 2.4 V	0x3 = 2.64  V	0x6 = 2.96 V							
				0x1 = 2.47 V	0x4 = 2.73  V	0x7 = 3.10 V							
				0x2 = 2.55 V	All other codes are reserved								
				<b>Note:</b> When writing to LDO2_EN, the register must be written twice to ensure the new setting is latched in correctly.									
	2	LDO2_DISCH	1	LDO2 discharge									
				0 = LDO output floating when LDO2 disabled									
				1 = LDO output discharged when LDO2 disabled									
	0	LDO2_EN	0	LDO2 Control	,								
				0 = Disabled, 1 = E	nabled								



## Table 4-64. LDO and MICBIAS Control Registers (Cont.)

Register Address	Bit	Label	Default	<u>.</u>								
R9232 (0x2410)	15	MICB1_EXT_CAP	0	Microphone Bias 1 external capacitor.								
MICBIAS_CTRL1				Configures the MICBIAS1 regulator according to the specified capacitance connected to the MICBIAS1x outputs.								
				0 = No external capacitor								
				1 = External capacitor connected								
	8:5	MICB1_LVL[3:0]	0x7	Microphone Bias 1 voltage control (in Regulator Mode, i.e., MICB1_BYPASS = 0)								
				0x0 = 1.5  V $0x5 = 2.0  V$ $0xA = 2.5  V$								
				0x1 = 1.6  V $0x6 = 2.1  V$ $0xB = 2.6  V$								
				0x2 = 1.7  V $0x7 = 2.2  V$ $0xC = 2.7  V$								
				0x3 = 1.8  V $0x8 = 2.3  V$ $0xD = 2.8  V$								
				0x4 = 1.9 V								
	3	MICB1_RATE	0	Microphone Bias 1 rate (Bypass Mode)								
				0 = Fast start-up/shutdown								
				1 = Pop-free start-up/shutdown								
	2	MICB1_DISCH	1	Microphone Bias 1 discharge								
				0 = MICBIAS1 floating when disabled								
				1 = MICBIAS1 discharged when disabled								
	1	MICB1_BYPASS	1	Microphone Bias 1 Mode								
				0 = Regulator Mode, 1 = Bypass Mode								
				<b>Note:</b> When writing to MICB1_BYPASS, the register must be written twice to ensure the new setting is latched in correctly.								
	0	MICB1_EN	0	Microphone Bias 1 enable								
				0 = Disabled, 1 = Enabled								
				<b>Note:</b> When writing to MICB1_EN, the register must be written twice to ensure the new setting is latched in correctly.								
R9240 (0x2418)	10	MICB1C_SRC	0	Microphone Bias 1C source								
MICBIAS_CTRL5				0 = MICBIAS regulator, 1 = VDD_A								
	9	MICB1C_DISCH	1	Microphone Bias 1C discharge								
				0 = MICBIAS1C floating when disabled								
				1 = MICBIAS1C discharged when disabled								
	8	MICB1C_EN	0	Microphone Bias 1C enable								
				0 = Disabled, 1 = Enabled								
	6	MICB1B_SRC	0	Microphone Bias 1B source								
				0 = MICBIAS regulator, 1 = VDD_A								
	5	MICB1B_DISCH	1	Microphone Bias 1B discharge								
				0 = MICBIAS1B floating when disabled								
				1 = MICBIAS1B discharged when disabled								
	4	MICB1B_EN	0	Microphone Bias 1B enable								
		MIODAA ODO		0 = Disabled, 1 = Enabled								
	2	MICB1A_SRC	0	Microphone Bias 1A source								
		MIODAA DIOOLI	4	0 = MICBIAS regulator, 1 = VDD_A								
	1	MICB1A_DISCH	1	Microphone Bias 1A discharge								
				0 = MICBIAS1A floating when disabled								
		MIODAA EN	_	1 = MICBIAS1A discharged when disabled								
	0	MICB1A_EN	0	Microphone Bias 1A enable								
D0056 (0::0400)		MICDAC CC CTC		0 = Disabled, 1 = Enabled								
R9256 (0x2428)	8	MICB1C_SC_STS	0	Microphone Bias 1C status								
MICBIAS_ STATUS1	4	MICDAD CO CTO		0 = Normal, 1 = Short-circuit detected								
STATOOT	4	MICB1B_SC_STS	0	Microphone Bias 1B status								
	0	MICDAA CC CTC	0	0 = Normal, 1 = Short-circuit detected								
	0	MICB1A_SC_STS	0	Microphone Bias 1A status								
				0 = Normal, 1 = Short-circuit detected								



#### 4.15 JTAG Interface

The JTAG interface provides test and debug access to the CS47L63 DSP. The interface comprises five connections that are multiplexed with other functions as described in Table 4-65.

Pin No Pin Name JTAG Function JTAG Description K2 ASP2 BCLK/GPIO7 TCK Clock input SPI2 SCK/GPIO10 H2 TDI Data input K6 ASP2 FSYNC/GPIO8 TDO Data output J3 ASP2 DIN/GPIO6 TMS Mode select input ASP2 DOUT/GPIO5 J5 TRST Test access port reset input (active low)

Table 4-65. JTAG Interface Connections

The JTAG interface is selected by setting the DSP\_JTAG\_MODE bit. If the JTAG interface is selected, the ASP and GPIO functions on the respective pins are disabled.

Note that, under default register conditions, DSP\_JTAG\_MODE is locked to prevent accidental selection—the user key must be set before writing to DSP\_JTAG\_MODE. The user key is set by writing 0x55, followed by 0xAA, to the USER\_KEY\_CTRL field.

It is recommended to clear the user key after writing to DSP\_JTAG\_MODE. (Note that clearing the user key does not change the value of DSP\_JTAG\_MODE.) The user key is cleared by writing 0xCC, followed by 0x33, to USER\_KEY\_CTRL.

For normal operation (test and debug access disabled), the JTAG interface should be disabled or held in reset. If DSP\_JTAG\_MODE = 0, the JTAG interface is disabled. If DSP\_JTAG\_MODE = 1, the JTAG interface is held in reset if the TRST pin is Logic 0. An internal pull-down resistor can be used to hold the TRST pin at Logic 0 (i.e., JTAG interface in reset) when not actively driven.

Integrated pull-up and pull-down resistors can be enabled on each of the JTAG pins. This is provided as part of the GPIO functionality, and provides a flexible capability for interfacing with other devices. The pull-up and pull-down resistors can be configured independently using the fields described in Table 4-56. Note that the respective pins must be configured as general-purpose inputs  $(GPn_FN = 0x001, GPn_DIR = 1)$  to support the pull-up/pull-down functions.

If the JTAG interface is enabled (TRST deasserted and TCK active) at the time of any reset, a software reset must be scheduled, with the TCK input stopped or TRST asserted (Logic 0), before using the JTAG interface.

It is recommended to always schedule a software reset before starting the JTAG clock or deasserting the JTAG reset. In this event, the JTAG interface should be held in its reset state until the software reset has completed, BOOT\_DONE\_ EINT1 is set, and DSP\_JTAG\_MODE is set. See Section 4.16.3 for further details of the CS47L63 software reset.

The JTAG interface control registers are described in Table 4-66.

Table 4-66. JTAG Interface Control

Register Address	Bit	Label	Default	Description
R52 (0x0034)	7:0	USER_KEY_CTRL[7:0]	0x00	User Key Control
USER_KEY_CTRL				Write 0x55, then 0xAA, to set the key. (Registers unlocked.)
				Write 0xCC, then 0x33, to clear the key. (Registers locked.)
R4156 (0x103C)	16	DSP_JTAG_MODE	0	DSP JTAG Mode Enable
MISC_TST_CTRL1				0 = Disabled
				1 = Enabled
				Under default conditions, this bit is locked and cannot be written. To change the value of this bit, the user key must be set before writing to DSP_JTAG_MODE.



### 4.16 Power-Up and Resets

The CS47L63 incorporates a power-on reset function to control the device start-up procedure. Hardware- and software-controlled reset functions are also supported. The resets each provide similar functionality, and are described in the following subsections.

#### 4.16.1 Power-On Reset (POR)

The CS47L63 remains in the reset state until VDD\_A, VDD\_IO, and VDD\_D are above their respective reset thresholds. Note that specified device performance is not assured outside the voltage ranges defined in Table 3-3.

The POR sequence is scheduled on initial power-up, when VDD\_A, VDD\_IO, and VDD\_D are above their respective reset thresholds. After the initial power-up, the POR is also scheduled following an interrupt to the VDD\_IO or VDD\_A supplies.

If external bus interfaces (e.g., SPI, I<sup>2</sup>S/ASP) are in use when POR is scheduled, it is possible that CS47L63 data output pins could disrupt ongoing transactions. To avoid possible disruption to other devices, all interface activity with the CS47L63 should be ceased before scheduling POR.

#### 4.16.2 Hardware Reset

The CS47L63 provides a hardware reset function, which is executed whenever the RESET input is asserted (Logic 0). The RESET input is active low and is referenced to the VDD\_IO power domain. A hardware reset causes all of the CS47L63 control registers to be reset to their default states.

An internal pull-up resistor is enabled by default on the RESET pin; this can be configured using the RESET\_PU bit. A pull-down resistor is also available, as described in Table 4-67. When the pull-up and pull-down resistors are both enabled, the CS47L63 provides a bus keeper function on the RESET pin. The bus keeper function holds the input logic level unchanged whenever the external circuit removes the drive (e.g., if the signal is tristated).

If external bus interfaces (e.g., SPI, I2S/ASP) are in use when hardware reset is scheduled, it is possible that CS47L63 data output pins could disrupt ongoing transactions. To avoid possible disruption to other devices, all interface activity with the CS47L63 should be ceased before scheduling a hardware reset.

Register Address	Bit	Label	Default	Description
R10008 (0x2718)	1	RESET_PU	1	RESET pull-up enable
AOD_PAD_CTRL				0 = Disabled
				1 = Enabled
				<b>Note:</b> If RESET_PD and RESET_PU are both set, a bus keeper function is enabled on the RESET pin.
	0	RESET_PD	0	RESET pull-down enable
				0 = Disabled
				1 = Enabled
				<b>Note:</b> If RESET_PD and RESET_PU are both set, a bus keeper function is enabled on the RESET pin.

Table 4-67. Reset Pull-Up/Pull-Down Configuration

#### 4.16.3 Software Reset

A software reset is executed by writing 0x5A to the SFT\_RESET field. A software reset causes the CS47L63 control registers to be reset to their default states.

**Note:** The DSP firmware-memory control registers (see Table 4-27) are unaffected by software reset. The DSP firmware memory contents are maintained through software reset, provided the respective memory bank is enabled.

Table 4-68. Software Reset

Register Address	Bit	Label	Default	Description
R32 (0x0020)	31:24	SFT_RESET	0x00	Software reset control.
SFT_RESET				Write 0x5A to reset the device.



#### 4.16.4 Boot Sequence

The CS47L63 executes a boot sequence following power-on reset, hardware reset, or software reset. The boot sequence configures the CS47L63 with factory-set trim (calibration) data.

Completion of the boot sequence is indicated by the boot-done interrupt bit—BOOT\_DONE\_EINT1 is set on completion of the boot sequence, as described in Table 4-55. Control-register writes should not be attempted until BOOT\_DONE\_EINT1 is set.

The BOOT\_DONE\_EINT1 signal is an <u>input</u> to the interrupt control circuit, which can be used to indicate completion of the boot sequence—a falling edge on the IRQ pin indicates completion of the boot sequence. See <u>Section 4.11</u> for details of the interrupt function.

#### 4.16.5 Digital I/O Status in Reset

Table 1-1 describes the default status of the CS47L63 digital I/O pins on completion of power-on reset and before any register writes. The same conditions are also applicable on completion of a hardware reset or software reset.

#### 4.16.6 DSP Firmware Memory Control in Reset

The firmware memory contents are maintained through software reset, provided the respective memory bank is enabled—see Section 4.4.3.1 to enable the DSP firmware memory. The DSP firmware memory contents are not retained under power-on-reset or hardware-reset conditions.

Note that the DSP firmware memory is not actively cleared under power-on-reset or hardware-reset conditions; some contents of the memory may persist through these events, but the integrity of the memory is not assured.

#### 4.17 Device ID

The device ID and associated related data can be read from registers 0x0000 and 0x0004, as described in Table 4-69.

Register Address Default Bit Label Description R0 (0x0000) 23:0 DEVID[23:0] 0x047A63 Device ID **DEVID** R4 (0x0004) AREVID[3:0] All-layer device revision. 7:4 **REVID** This field is incremented for every all-layer revision of the device. 3:0 MTLREVID[3:0] Metal-layer device revision. This field is incremented for every metal-layer revision of the device.

Table 4-69. Device ID



## 5 Applications

#### 5.1 Recommended External Components

This section provides information on the recommended external components for use with the CS47L63.

### 5.1.1 Analog Input Paths

The CS47L63 supports up to four analog audio input connections. Each input is biased to the internal DC reference, VREF. (Note that this reference voltage is present on the VREF1\_FILT pin.) A DC-blocking capacitor is required for each analog input pin used in the target application. The choice of capacitor is determined by the filter that is formed between that capacitor and the impedance of the input pin. The circuit is shown in Fig. 5-1.




Figure 5-1. Audio Input Path DC-Blocking Capacitor

A 1  $\mu$ F capacitance is recommended for typical applications, providing a 3 dB cut-off frequency around 15 Hz, assuming 10.5 k $\Omega$  input impedance.

Ceramic capacitors are suitable, but take care to ensure the desired capacitance is maintained at the VDD\_A operating voltage. Also, ceramic capacitors may show microphonic effects, where vibrations and mechanical conditions give rise to electrical signals. This is particularly problematic for microphone input paths where a large signal gain is required.

A single capacitor is required for a single-ended line or microphone input connection. For a differential input connection, a DC-blocking capacitor is required on both input pins.

The external connections for single-ended and differential microphones, incorporating the CS47L63 microphone bias circuit, are shown in Fig. 5-2.

### 5.1.2 PDM (DMIC) Input Paths

The CS47L63 supports as many as four PDM input channels, ideal for use with digital microphone (DMIC) input and other digital interfaces. Two channels of audio data can be multiplexed on each  $INn_PDMDATA$  pin; each stereo interface is clocked using the respective  $INn_PDMCLK$  pin.

The external connections for digital microphones, incorporating the CS47L63 microphone bias circuit, are shown in Fig. 5-4. Ceramic decoupling capacitors for the digital microphones may be required—refer to the specific recommendations for the application microphones.

If two microphones are connected to a single  $INn_PDMDATA$  pin, the microphones must be configured to ensure that the left mic transmits a data bit when  $INn_PDMCLK$  is high and the right mic transmits a data bit when  $INn_PDMCLK$  is low. The CS47L63 samples the DMIC data at the end of each  $INn_PDMCLK$  phase. Each microphone must tristate its data output while the other microphone is transmitting. Integrated pull-down resistors can be enabled on the  $INn_PDMDATA$  pins if required.



The voltage reference for the IN1 and IN2 PDM interfaces is VDD\_A. For typical applications, the power supply for each digital microphone should provide the same voltage as VDD\_A.

#### 5.1.3 Microphone Bias Circuit

The CS47L63 is designed to interface easily with analog or digital microphones.

Each microphone requires a bias current (electret condenser microphones) or voltage supply (silicon microphones); these can be provided by the MICBIAS regulator on the CS47L63. The MICBIAS generator supports switchable outputs that allow three separate reference/supply outputs to be independently controlled.

Analog microphones may be connected in single-ended or differential configurations, as shown in Fig. 5-2. The differential configuration provides better performance due to its rejection of common-mode noise; the single-ended method provides a reduction in external component count.

A bias resistor is required when using an ECM. The bias resistor should be chosen according to the minimum operating impedance of the microphone and MICBIAS voltage so that the maximum bias current of the CS47L63 is not exceeded.

A 2.2 k $\Omega$  bias resistor is recommended; this provides compatibility with a wide range of microphone components.




Figure 5-2. Single-Ended and Differential Analog Microphone Connections

Analog MEMS microphones can be connected to the CS47L63 as shown in Fig. 5-3. In this configuration, the MICBIAS generator provides a low-noise supply for the microphones; a bias resistor is not required.




Figure 5-3. Single-Ended and Differential Analog Microphone Connections



DMIC connection to the CS47L63 is shown in Fig. 5-4. Note that ceramic decoupling capacitors at the DMIC power supply pins may be required—refer to the specific recommendations for the application microphones.




Figure 5-4. DMIC Connection

The MICBIAS generator is powered from VDD\_LDO and operates in Regulator Mode or Bypass Mode. The MICBIAS output voltage can be adjusted using register control in Regulator Mode. The MICBIAS outputs can also be sourced directly from VDD. A, with the regulator circuits disabled. See Section 4.14 for details of the MICBIAS control.

In Regulator Mode, the MICBIAS regulator is designed to operate without external decoupling capacitors. The regulator can be configured to support a capacitive load if required (e.g., for DMIC supply decoupling). The compatible load conditions are detailed in Table 3-11.

#### 5.1.4 Power Supply/Reference Decoupling

Electrical coupling exists particularly in digital logic systems where switching in one subsystem causes fluctuations on the power supply. This effect occurs because the inductance of the power supply acts in opposition to the changes in current flow that are caused by the logic switching. The resultant variations (spikes) in the power-supply voltage can cause malfunctions and unintentional behavior in other components. A decoupling (bypass) capacitor can be used as an energy storage component that provides power to the decoupled circuit for the duration of these power-supply variations, protecting it from malfunctions that could otherwise arise.

Coupling also occurs in a lower frequency form when ripple is present on the power supply rail caused by changes in the load current or by limitations of the power-supply regulation method. In audio components such as the CS47L63, these variations can alter the performance of the signal path, leading to degradation in signal quality. A decoupling capacitor can be used to filter these effects by presenting the ripple voltage with a low-impedance path that does not affect the circuit to be decoupled.

These coupling effects are addressed by placing a capacitor between the supply rail and the corresponding ground reference. In the case of systems comprising multiple power supply rails, decoupling should be provided on each rail.

PCB layout is also a contributory factor for coupling effects. If multiple power supply rails are connected to a single supply source, it is recommended to provide separate PCB tracks connecting each rail to the supply. See Section 5.3 for PCB-layout recommendations.



The recommended decoupling capacitors for CS47L63 are detailed in Table 5-1.

Power Supply	Ground	Decoupling Capacitor
VDD_A	GND_A	1.0 μF ceramic
VDD_D	GND_D	2 x 1.0 μF ceramic—one capacitor on each VDD_D pin
VDD_IO	GND_D	0.1 μF ceramic
VDD_LDO	GND_A	4.7 μF ceramic
LDO_FILT	GND_A	4.7 μF ceramic
VREF1_FILT	GND_A	2.2 μF ceramic
VREF2_FILT	GND_A	10 μF ceramic

**Table 5-1. Power Supply Decoupling Capacitors** 

All decoupling capacitors should be placed as close as possible to the CS47L63 device. The connection between GND\_A, the VDD\_A decoupling capacitor, and the main system ground should be made at a single point as close as possible to the GND\_A (B10) ball of the CS47L63. See Section 5.3 for further PCB-layout recommendations.

Due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. For most application the use of ceramic capacitors with capacitor dielectric X7R is recommended.

## 5.2 Audio Serial Port Clocking Configurations

The audio serial ports (ASP1–ASP2) can be configured in master or slave modes. In all applications, it is important that the system clocking configuration is correctly designed. Incorrect clock configurations lead to audible clicks arising from dropped or repeated audio samples; this is caused by the inherent tolerances of multiple asynchronous system clocks.

To ensure reliable clocking of the audio serial port functions, the external interface clocks (e.g., BCLK, FSYNC) must be derived from the same clock source as SYSCLK (or ASYNCCLK, where applicable).

In ASP-Master Mode, the external BCLK and FSYNC signals are generated by the CS47L63 and synchronization of these signals with SYSCLK (or ASYNCCLK) is ensured. In this case, clocking of the ASP is typically derived from the MCLK*n* inputs, either directly or via one of the FLL circuits. Alternatively, another ASP*n* interface can be used to provide the reference clock to which the ASP master can be synchronized.

In ASP-Slave Mode, the external BCLK and FSYNC signals are generated by another device, as inputs to the CS47L63. In this case, the system clock (SYSCLK or ASYNCCLK) must be generated from a source that is synchronized to the external BCLK and FSYNC inputs.

In a typical ASP-Slave Mode application, the BCLK input is selected as the clock reference, using the FLL to perform frequency shifting. The MCLK1 or MCLK2 inputs can also be used, but only if the selected clock is synchronized externally to the BCLK and FSYNC inputs.

The valid ASP clocking configurations are listed in Table 5-2 for ASP-Master and ASP-Slave Modes.

The applicable system clock (SYSCLK or ASYNCCLK) depends on the ASPn\_RATE setting for the relevant audio serial port—if ASPn\_RATE < 0x8, SYSCLK is applicable; if ASPn\_RATE  $\geq$  0x8, ASYNCCLK is applicable.

Table 5-2. ASP Clocking Configurations

ASP Mode	Clocking Configuration	
Master Mode	SYSCLK_SRC (ASYNCCLK) selects MCLK1 or MCLK2 as SYSCLK (ASYNCCLK) source.	
	SYSCLK_SRC (ASYNCCLK) selects FLLn as SYSCLK (ASYNCCLK) source; FLL1_REFCLK_SRC selects MCLK1 or MCLK2 as FLLn source.	
	SYSCLK_SRC (ASYNCCLK) selects FLLn as SYSCLK (ASYNCCLK) source; FLL1 REFCLK SRC selects a different interface (BCLK) as FLLn source.	



ASP Mode	Clocking Configuration
Slave Mode	SYSCLK_SRC (ASYNCCLK) selects FLLn as SYSCLK (ASYNCCLK) source; FLL1 REFCLK SRC selects BCLK as FLLn source.
	SYSCLK_SRC (ASYNCCLK) selects MCLK1 or MCLK2 as SYSCLK (ASYNCCLK) source, provided MCLK is externally synchronized to the BCLK input.
	SYSCLK_SRC (ASYNCCLK) selects FLLn as SYSCLK (ASYNCCLK) source; FLL1_REFCLK_SRC selects MCLK1 or MCLK2 as FLLn source, provided MCLK is externally synchronized to the BCLK input.
	SYSCLK_SRC (ASYNCCLK) selects FLLn as SYSCLK (ASYNCCLK) source; FLL1_REFCLK_SRC selects a different interface (BCLK) as FLLn source, provided the other interface is externally synchronized to the BCLK input.

In each case, the SYSCLK (ASYNCCLK) frequency must be a valid ratio to the FSYNC frequency; the supported clocking rates are defined by the SYSCLK\_FREQ (ASYNC\_CLK\_FREQ) and SAMPLE\_RATE\_n (ASYNC\_SAMPLE\_RATE\_n) fields.

The valid ASP clocking configurations are shown in Fig. 5-5 to Fig. 5-11. Note that, where MCLK1 is shown as the clock source, it is equally possible to select MCLK2 as the clock source. Similarly, in cases where FLL1 is shown, it is equally possible to select FLL2.

Fig. 5-5 shows ASP Master Mode operation, using MCLK as the clock reference.




Figure 5-5. ASP Master Mode, Using MCLK as Reference



Fig. 5-6 shows ASP Master Mode operation, using MCLK as the clock reference. In this example, the FLL is used to generate the system clock, with MCLK as the reference.




Figure 5-6. ASP Master Mode, Using MCLK and FLL as Reference

Fig. 5-7 shows ASP Master Mode operation, using a separate interface as the clock reference. In this example, the FLL is used to generate the system clock, with BCLK (from the other ASP, operating in Slave Mode) as the reference.




Figure 5-7. ASP Master Mode, Using Another Interface as Reference



Fig. 5-8 shows ASP Slave Mode operation, using BCLK as the clock reference. In this example, the FLL is used to generate the system clock, with BCLK as the reference.




Figure 5-8. ASP Slave Mode, Using BCLK and FLL as Reference

Fig. 5-9 shows ASP Slave Mode operation, using MCLK as the clock reference. For correct operation, the MCLK input must be fully synchronized to the audio serial port.




Figure 5-9. ASP Slave Mode, Using MCLK as Reference



Fig. 5-10 shows ASP Slave Mode operation, using MCLK as the clock reference. For correct operation, the MCLK input must be fully synchronized to the audio serial port. In this example, the FLL is used to generate the system clock, with MCLK as the reference.




Figure 5-10. ASP Slave Mode, Using MCLK and FLL as Reference

Fig. 5-11 shows ASP Slave Mode operation, using a separate interface as the clock reference. In this example, the FLL is used to generate the system clock, with BCLK (from the other ASP, operating in Slave Mode) as the reference. For correct operation, the two interfaces must be fully synchronized to each other.





Figure 5-11. ASP Slave Mode, Using Another Interface as Reference



### 5.3 PCB Layout Considerations

PCB layout should be carefully considered, to ensure optimum performance of the CS47L63. Poor PCB layout degrades the performance and is a contributory factor in EMI, ground bounce, and resistive voltage losses. All external components should be placed close to the CS47L63, with current loop areas kept as small as possible. The following specific considerations should be noted:

- Decoupling capacitors should be placed as close as possible to the CS47L63. The connection between GND\_A, the VDD\_A decoupling capacitor, and the main system ground should be made at a single point as close as possible to the GND\_A (B10) ball of the CS47L63.
- The VREF1\_FILT capacitor should be placed as close as possible to the CS47L63. The ground connection to this capacitor should be as close as possible to the GND A (B10) ball of the CS47L63.
- The VREF2\_FILT capacitor should be placed as close as possible to the CS47L63. The ground connection to this capacitor should be as close as possible to the GND\_A (C9) ball of the CS47L63. The connection between the GND\_A (C9) ball and the main system ground should be made further away from the CS47L63, as compared with the capacitor connection.
- The layout recommendations for the VDD\_A, VREF1\_FILT, and VREF2\_FILT capacitors are illustrated as shown:



- If multiple power supply rails are connected to a single supply source, it is recommended to provide separate PCB tracks connecting each rail to the supply. This configuration is also known as *star connection*.
- If power supply rails are routed between different layers of the PCB, it is recommended to use several track vias, in order to minimize resistive voltage losses.
- Differential input signal tracks should be routed as a pair, ensuring similar length/width dimensions on each track. Input signal paths should be kept away from high frequency digital signals.
- Differential output signal tracks should be routed as a pair, ensuring similar length/width dimensions on each track. The tracks should provide a low resistance path from the device output pin to the load (< 1% of the minimum load).



# 6 Register Map

The CS47L63 control registers are listed in Table 6-1. Note that only the register addresses described here should be accessed; writing to other addresses may result in undefined behavior. Register bits that are not documented should not be changed from the default values.

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R0 (0x0)	DEVID	0	0	0	0	0	0	0	0 DEVID	115:01	ı		DEVID	[23:16]		ı		0x00047A63
R4 (0x4)	REVID	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000000A0
		0	0	0	0	0	0	0	0			ID [3:0]				VID [3:0]		
R32 (0x20)	SFT_RESET	0	0	0	SFT_RE	SET [7:0] 0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
R52 (0x34)	USER_KEY_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
, ,		0	0	0	0	0	0	0	0		ı		USER_KEY	/_CTRL [7:0	)]	ı		
R144 (0x90)	CTRL_IF_CONFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI1_ DPHĀ	
R3072 (0xC00)	GPIO_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
, ,	GPIO1 CTRL1	0 GP1 DIR	0 GP1 PU	0 GP1 PD	0	GP12_S18	GP11_STS 0	0 0	GP9_STS GP1	GP8_S1S	GP7_STS 0	GP6_S1S	GP5_STS 0	GP4_STS		TIME [3:0]	GP1_S1S	0xE1000001
(0xC08)	01101_011\E1	_	_						DRV_STR	Ů					0. 1_00	[0.0]		
		GP1_LVL	GP1_OP_ CFG	GP1_DB	GP1_POL	0					G	P1_FN [10	:0]					
R3084	GPI02_CTRL1	GP2_DIR	GP2_PU	GP2_PD	0	0	0	0	GP2_ DRV_STR	0	0	0	0		GP2_DB	TIME [3:0]		0xE1000001
(0xC0C)		GP2_LVL	GP2_OP_	GP2_DB	GP2_POL	0			D.1.1_011.1	I	G	P2_FN [10	:0]					
R3088	GPIO3_CTRL1	GP3 DIR	CFG GP3 PU	GP3 PD	0	0	0	0	GP3	0	0	0	0		GP3 DB	TIME [3:0]		0xE1000001
(0xC10)		GP3 LVL	_		GP3 POL	0			DRV_STR			P3_FN [10	·01					-
		_	CFG		_													
R3092 (0xC14)	GPIO4_CTRL1	GP4_DIR	GP4_PU	GP4_PD	0	0	0	0	GP4_ DRV_STR	0	0	0	0		GP4_DB	TIME [3:0]		0xE1000001
(0.011)		GP4_LVL	GP4_OP_ CFG	GP4_DB	GP4_POL	0					G	P4_FN [10	:0]	1				
R3096	GPIO5_CTRL1	GP5_DIR	GP5_PU	GP5_PD	0	0	0	0	GP5_	0	0	0	0		GP5_DB	TIME [3:0]		0xE1000001
(0xC18)		GP5 LVL	GP5 OP	GP5 DB	GP5_POL	0			DRV_STR		G	P5 FN [10	:01					
D0400	ODIOC OTDI 4	_	CFG		0	0	0	1 0	CDC	١ ،				1	CDC DD	TIME (2.0)		0
R3100 (0xC1C)	GPIO6_CTRL1	GP6_DIR	GP6_PU	GP6_PD			U	0	GP6_ DRV_STR	0	0	0	0		GP0_DB	TIME [3:0]		0xE1000001
		GP6_LVL	GP6_OP_ CFG	GP6_DB	GP6_POL	0					G	6P6_FN [10	:0]					
R3104 (0xC20)	GPIO7_CTRL1	GP7_DIR	GP7_PU	GP7_PD	0	0	0	0	GP7_ DRV_STR	0	0	0	0		GP7_DB	TIME [3:0]		0xE1000001
(0x020)		GP7_LVL	GP7_OP_ CFG	GP7_DB	GP7_POL	0				!	G	P7_FN [10	:0]					
R3108	GPIO8_CTRL1	GP8_DIR	GP8_PU	GP8_PD	0	0	0	0	GP8_	0	0	0	0		GP8_DB	TIME [3:0]		0xE1000001
(0xC24)		GP8_LVL	GP8_OP_	GP8_DB	GP8_POL	0			DRV_STR		G	P8_FN [10	:0]					
R3112	GPIO9 CTRL1	GP9 DIR	CFG GP9 PU	GP9 PD	0	0	0	0	GP9	0	0	0	0		GP9 DR	TIME [3:0]		0xE1000001
(0xC28)	01103_011\E1		_						DRV_STR	Ů		-			0.0_00	TIME [0.0]		- IOOOOOT
		GP9_LVL	GP9_OP_ CFG	GP9_DB	GP9_POL	0					G	6P9_FN [10	:0]					
R3116 (0xC2C)	GPIO10_CTRL1	GP10_DIR	GP10_PU	GP10_PD	0	0	0	0	GP10 DRV STR	0	0	0	0		GP10_DB	TIME [3:0]		0xE1000001
(0,020)		GP10_LVL	GP10_	GP10_DB	GP10_ POL	0				l	G	P10_FN [10	0:0]	ı				
R3120	GPIO11 CTRL1	GP11 DIR	OP_CFG GP11 PU	GP11 PD		0	0	0	GP11	0	0	0	0	1	GP11 DB	TIME [3:0]		0xE1000001
(0xC30)	_	GP11 IVI	GP11 OP	GP11 DR	GP11 POL	0			DRV_STR		G	P11 FN [10	1-01					
		_	CFG	_	_									1				
R3124 (0xC34)	GPIO12_CTRL1	GP12_DIR	GP12_PU	GP12_PD		0	0	0	GP12_ DRV_STR	0	0	0	0		GP12_DB	TIME [3:0]		0xE1000001
, ,		GP12_LVL	GP12_ OP_CFG	GP12_DB	GP12_ POL	0					G	P12_FN [10	0:0]					
R4100	SPI1_CFG_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000300
(0x1004)		0	0	0	0	0	0	SPI1_ MOSI_ SDA_ DRV STR	SPI1_ MISO_ SCL_ DRV_STR	SPI1_ MISO_ SCL_PD	0	0	0	0	0	0	0	
R4128	OUTPUT_SYS_CLK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x1020)		OPCLK_ EN	0	0	0	0	0	0	0		OF	CLK_DIV [	4:0]		OP	CLK_SEL[	2:0]	
R4132	OUTPUT_ASYNC_CLK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x1024)		OPCLK_ ASYNC_ ENA	0	0	0	0	0	0	0		OPCLK	_ASYNC_I	OIV [4:0]		OPCLK	_ASYNC_S	SEL [2:0]	
		ENA -	]															



## Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R4144	CLKGEN_PAD_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x1030)		0	0	0	0	0	0	0	MCLK2_ PD	MCLK1_ PD	0	0	0	0	0	0	0	
R4148 (0x1034)	PDM_PAD_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
, ,		0	0	0	0	0	0	0	0	0	0	IN2_ PDMDATA _PD	IN1_ PDMDATA _PD	0	0		0	
R4156 (0x103C)	MISC_TST_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	JTAG_ MODE (K)	0x0000016D
D.1.170	CLITPLIT DOD OLI	0	0	0	0	0	0	0	1	0	1	1	0	1	1	0	1	
R4172 (0x104C)	OUTPUT_DSP_CLK	OPCLK_ DSP_EN	0	0	0	0	0	0	0	0	0 OPCI	0 LK_DSP_DI	0 V [4:0]	0	0 OPCI	0 _K_DSP_SE	0 EL [2:0]	0x00000000
R5120	CLOCK32K	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000002
(0x1400)		0	0	0	0	0	0	0	0	0	CLK_32K_ EN	. 0	0	0	0	_	_SRC [1:0]	
R5124 (0x1404)	SYSTEM_CLOCK1	SYSCLK_ FRAC	0	0	0	0	0 SYS	0 CLK_FREC	0 [2:0]	0	0 SYSCLK_ EN	0	0	0 SYS	0 SCLK_SRC	0 [4:0]	0	0x00000404
R5128	SYSTEM CLOCK2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x1408)	_	0	0	0	0	0	SYSCL	K_FREQ_S	TS [2:0]	0	0	0		SYSCI	LK_SRC_S	TS [4:0]		
R5152 (0x1420)	SAMPLE_RATE1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
R5156	SAMPLE RATE2	0	0	0	0	0	0	0	0	0	0	0	0	0	PLE_RATE <sub>.</sub>	_1 [4:0]	0	0x00000003
(0x1424)	57 WH EL_10 (122	0	0	0	0	0	0	0	0	0	0	0		SAME	PLE_RATE	2 [4:0]		охооооооо
R5160 (0x1428)	SAMPLE_RATE3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
R5164	SAMPLE RATE4	0	0	0	0	0	0	0	0	0	0	0	0	0	PLE_RATE <sub>.</sub>	_3 [4:0]	0	0x00000003
(0x142C)	574WII EE_1041E4	0	0	0	0	0	0	0	0	0	0	0			PLE_RATE			000000000
R5184 (0x1440)	SAMPLE_RATE_ STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
R5188	SAMPLE RATE	0	0	0	0	0	0	0	0	0	0	0	0	SAMPLE 0	_RATE_1_ 0	0 0	0	0x00000000
(0x1444)	STATUS2	0	0	0	0	0	0	0	0	0	0	0			RATE_2		U	0.000000000
R5192	SAMPLE_RATE_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x1448) R5196	STATUS3 SAMPLE RATE	0	0	0	0	0	0	0	0	0	0	0	0	SAMPLE 0	RATE_3_ 0	STS [4:0] 0	0	0x00000000
(0x144C)	STATUS4	0	0	0	0	0	0	0	0	0	0	0	0		RATE 4	_	U	0.000000000
R5216 (0x1460)	ASYNC_CLOCK1	0	0	0	0	0	0 ASYNO	0 C_CLK_FRI	0 EQ [2:0]	0	0 ASYNC_	0	0	0 ASYN	0 IC_CLK_SF	0 RC [4:0]	0	0x00000305
R5220	ASYNC CLOCK2	0	0	0	0	0	0 0 0			0	CLK_EN			0	0 0 0			0x00000000
(0x1464)	101110_0200112	0	0	0	0	0	ASYNC_CLK_FREQ_STS [2:0]			0	0 0 ASYNC_CLK_SRC_STS [4:0]					oxecces:		
R5248 (0x1480)	ASYNC_SAMPLE_ RATE1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
R5252	ASYNC SAMPLE	0	0	0	0	0	0	0	0	0	0	0	0	ASYNC_S	O 0	ATE_1 [4:0] 0	0	0x00000003
(0x1484)	RATE2	0	0	0	0	0	0	0	0	0	0	0				ATE_2 [4:0]		000000000
R5280	ASYNC_SAMPLE_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
, ,	RATE_STATUS1 ASYNC SAMPLE	0	0	0	0	0	0	0	0	0	0	0	0 A:	SYNC_SAN 0	MPLE_RAT	E_1_STS [4 0	:0]	0x00000000
(0x14A4)	RATE_STATUS2	0	0	0	0	0	0	0	0	0	0	0				E_2_STS [4		0.000000000
R5392	DSP_CLOCK1		DSP_CLK_FREQ [15:0]													0x00000005		
(0x1510)		0	0 0 0 0 0 0 0 0 0 DSP 0 DSP_CLK_SRC [4:0]															
R5404	DSP_CLOCK3	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0	0x00000000		
(0x151C) R5408	DSP_CLOCK4	0	0	0	0	0	0	DS 0	P_CLK_FR 0	EQ_STS [1 0	5:0] 0	0	0	0	0	0	0	0,000,000
(0x1520)	DOP_CLOCK4	0	0	0	0	0	0	0	0	0	0	0	U		LK_SRC_S		U	0x00000000
R7168	FLL1_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000002
(0x1C00)		0	0	0	0	0	0	0	0	0	0	0	0	0	FLL1_ CTRL_ UPD	FLL1_ HOLD	FLL1_EN	
R7172	FLL1_CONTROL2	Fl	L1_LOCKE	DET_THR [3	:0]	FLL1_ LOCKDET	0	0	0	0	FLL1	FLL1 REFDĒT	0	0	0	FLL1_RE	FCLK_DIV	0x88203004
(0x1C04)						LOCKDET								.0]				
D7470	ELLA CONTROLO	F	LL1_REFC	LK_SRC [3:	0]	0 0 FLL1_N [9:0]												0,00000000
R7176 (0x1C08)	FLL1_CONTROL3																	0x00000000
R7180	FLL1_CONTROL4	FLL1_PD_GAIN_FINE [3:0]				FLL1_THETA [15:0]     FLL1_PD_GAIN_COARSE [3:0]   FLL1_FD_GAIN_FINE [3:0]   FLL1_FD_GAIN_COARSE [3:0]									[3:0]	0x21F05001		
(0x1C0C)		0	FLL1_ INTEG_ DLY_ MODE		HP [1:0]	0	0					FLL1_FB	_DIV [9:0]					
R7328	FLL1_GPIO_CLOCK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000C04
(0x1CA0)		0	0	0	0	FLL1_GP	CLK_SRC :0]	0	0			FLL1_	GPCLK_DI	v [0:0]			FLL1 GPCLK_ EN	l



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R7424	FLL2_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x1D00)		0	0	0	0	0	0	0	0	0	0	0	0	0	FLL2_ CTRL_ UPD	FLL2 HOLD	FLL2_EN	
R7428 (0x1D04)	FLL2_CONTROL2	FL	.L2_LOCKE	ET_THR [3	:0]	FLL2_ LOCKDET	0	0	0	0	FLL2_ PHASEDE T	FLL2 REFDET	0	0	0		FCLK_DIV :0]	0x88203004
R7432	FLL2 CONTROL3	F	LL2_REFCI	LK_SRC [3:	0]	0	0		FLL2 LAN	115·01	ı	FLL2_	N [9:0]					0x00000000
(0x1D08)	I LLZ_CONTROLS								FLL2_TH		<u> </u>							0.000000000
R7436 (0x1D0C)	FLL2_CONTROL4		L2_PD_GA FLL2		-		2_PD_GAIN	_COARSE	[3:0]	F	LL2_FD_GA			FLL	2_FD_GAIN	I_COARSE	[3:0]	0x21F05001
(0x1500)		0	INTEG_ DLY_ MODE	FLLZ_F	HP [1:0]	0	0					FLLZ_FB	_DIV [9:0]					
R7584 (0x1DA0)	FLL2_GPIO_CLOCK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000C04
		0	0	0	0	_ [1	CLK_SRC :0]	0	0				_GPCLK_DI				FLL2 GPCLK_ EN	
R9224 (0x2408)	LDO2_CTRL1	0	0	0	0	0	0	0	0	0	0 002 VSEL[	2:01	0	0	0 LDO2	0	0 LDO2 EN	0x00000004
, ,															DISCH		_	
R9232 (0x2410)	MICBIAS_CTRL1	0 MICB1	0	0	0	0	0	0	0	0 MICB1	0 LVL [3:0]	0	0	0 MICB1	0 MICB1	0 MICB1	0 MICB1 EN	0x000000E6
. ,		EXT_CĀP												RATE <sup>-</sup>	DISCH	BYPASS	_	
R9240 (0x2418)	MICBIAS_CTRL5	0	0	0	0	0	0 MICB1C	0 MICB1C	0 MICB1C	0	0 MICB1B	0 MICB1B	0 MICB1B	0	0 MICB1A	0 MICB1A	0 MICB1A	0x00000222
, ,							SRC -	DISCH	EN _		SRC -	DISCH	EN _		SRC -	DISCH_	EN _	
R9256 (0x2428)	MICBIAS_STATUS1	0	0	0	0	0	0	0	0 MICB1C_	0	0	0	0 MICB1B_	0	0	0	0 MICB1A_	0x00000000
R9388	HP_OCD_CTRL1	0	0	0	0	0	0	0	SC_STS 0	0	0	0	SC_STS	0	0	0	SC_STS	0x00010000
(0x24AC)	HF_OOD_CIRET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	HP1L OCD_EN	0000010000
R9760 (0x2620)	RCO_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 RCO EN	0x00000000
R10000	IRQ1_CTRL_AOD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00004600
(0x2710)		0	1	0	0	IRQ1_ MASK	IRQ_POL	IRQ_OP_ CFG	0	0	0	0	0	0	0	0	0	
	AOD_PAD_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00004002
(0x2718)		0	1	0	0	0	0	0	0	0	0	0	0	0	0	RESET_ PU	RESET_ PD	
R16384 (0x4000)	INPUT_CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0 IN2L EN	0 IN2R EN	0 IN1L EN	0 IN1R EN	0x00000000
R16388	INPUT_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x4004)	-	0	0	0	0	0	0	0	0	0	0	0	0	IN2L_STS		IN1L_STS		0.00000400
R16392 (0x4008)	INPUT_RATE_ CONTROL	0	0	0 N_RATE [4:	0	0	0 IN_RATE_ MODE	0	0	0	0	0	0	0	0	0	0	0x00000400
R16404 (0x4014)	INPUT_CONTROL3	0	0	IN_VU	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
. ,	INPUT1 CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 N1 OSR [2:	0	0x00050020
(0x4020)	111 011_00N1110E1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	IN1_ MODE	0000000020
R16420 (0x4024)	IN1L_CONTROL1	0	0		RC [1:0]	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
, ,			IN	1L_RATE [4			0	0	0	0	0	0	0	0	IN1L_HPF	IN1L_SIG_ DET_EN	MODE MODE	
R16424 (0x4028)	IN1L_CONTROL2	0	0	0	IN1L MUTE 0	0	0	0	0			INIAL	IN1L_V	OL [7:0]			0	0x10800080
R16452	IN1R CONTROL1	0	0		RC [1:0]	0	0	0	0	0	0	0	0	0 0	0	0	_	0x00000000
(0x4044)			IN	1R_RATE [4			0	0	0	0	0	0	0	0	IN1R_HPF	IN1R_ SIG_DET_ EN	IN1R_LP_ MODE	-
R16456 (0x4048)	IN1R_CONTROL2	0	0	0	IN1R MUTE	0	0	0	0		l		_	/OL [7:0]				0x10800080
D.10.100	NIDUTA CONTROL (	0	0	0	0	0	0	0	0	•	^		PGA_VOI			10.000.00	0	
R16480 (0x4060)	INPUT2_CONTROL1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	N2_OSR [2:	IN2_ MODE	0x00050020
R16484 (0x4064)	IN2L_CONTROL1	0	0 IN	IN2L_S 2L_RATE [4	RC [1:0] I:0]	0	0	0	0	0	0	0	0	0	0 IN2L_HPF	0 IN2L_SIG_	0 IN2L LP	0x00000000
R16488	IN2L_CONTROL2	0	0	0	IN2L MUTĒ	0	0	0	0		1	<u> </u>	IN2L_V	OL [7:0]	<u> </u>	DET_EN	MODE_	0x10800080
(0x4068)		0	0	0	0	0	0	0	0			IN2L	_PGA_VOL	[6:0]			0	1
R16516	IN2R_CONTROL1	0	0		RC [1:0]	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x4084)			IN:	2R_RATE [4	1:0]		0	0	0	0	0	0	0	0	IN2R_HPF	IN2R_ SIG_DET_ EN	IN2R_LP_ MODE	

 $\label{logic_logic} \textit{Copyright} \circledcirc 2020-2021 \ \textit{Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd.}$ 



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R16520 (0x4088)	IN2R_CONTROL2	0	0	0	IN2R MUTE	0	0	0	0			IN IOP	IN2R_V					0x10800080
D16060	IN CIC DET	0	0	0	0	0	0	0	0	0	0	IN2R 0	PGA_VOL	. [6:0] 0	0	0	0	0,00000001
R16960 (0x4240)	IN_SIG_DET_ CONTROL	0	0	0	0	0	0	0	U		G_DET_TH		U		N SIG DET			0x00000001
R16964	INPUT_HPF_CONTROL	0	0	0	0	0	0	0	0	0	0_0_0	0	0	0	0	0	0	0x00000002
(0x4244)		0	0	0	0	0	0	0	0	0	0	0	0	0	IN_	HPF_CUT	[2:0]	
R16968	INPUT_VOL_CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000022
(0x4248)		0	0	0	0	0	0	0	0	0	_	VD_RAMP		0		VI_RAMP		
R17024 (0x4280)	ANC_SRC	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
R18436	OUTDUT ENABLE 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0 IN_A	NC_L_SR		0x00000000
(0x4804)	OUTPUT_ENABLE_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L_ EN	0	0x00000000
R18440	OUTPUT STATUS 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x4808)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L_	0	
R18444	OLITRUIT CONTROL 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EN_STS 0	0	0x00000000
(0x480C)	OUTPUT_CONTROL_1	U		JT RATE[4		U	0	0	0	0	0	0	0	0		CLK SRO		0000000000
R18448	OUTPUT VOLUME	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000022
(0x4810)	RAMP	0	0	0	0	0	0	0	0	0	OUT	VD RAMP	[2:0]	0	OUT	VI RAME		0.00000022
R18456	OUT1L_VOLUME_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000180
(0x4818)		0	0	0	0	0	0	OUT_VU	OUT1L_ MUTE				OUT1L_	VOL [7:0]				
R18464	OUT1L CONTROL 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L	ANC SRC	0x00000001
(0x4820)	00112_001411102_1		Ů	Ů	Ů	Ů	Ů	ŭ	Ů	Ů	Ů	Ů	Ů	Ů	Ů		:0]	0.00000001
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
R19824 (0x4D70)	DAC_IF_TEST_1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0x700249B8
,	ACD4 FNADLEC4	<u> </u>	P1L_CFG[2:	:U] 0	0	0	0	0	0	1 ASP1	0 ASP1	1 ASP1	1 ASP1	1 ASP1	0 ASP1	0	0 ASP1	000000000
R24576 (0x6000)	ASP1_ENABLES1	U	U	U	0	0	U	U	U	RX8_EN	RX7_EN	RX6_EN	RX5_EN	RX4_EN	RX3_EN	ASP1_ RX2_EN	RX1_EN	0x00000000
(5115557)		0	0	0	0	0	0	0	0	ASP1_	ASP1_	ASP1_	ASP1_	ASP1_	ASP1_	ASP1_	ASP1_	
D04500	ACD4 CONTROL4	0	0	0	0	0	0	0	0	TX8_EN	TX7_EN 0	TX6_EN	TX5_EN	TX4_EN 0	TX3_EN	TX2_EN	TX1_EN	0,00000000
R24580 (0x6004)	ASP1_CONTROL1	0	0	0	U		P1 RATE [4		U	0	0	0			FREQ [5:		U	0x00000028
R24584	ASP1 CONTROL2	-	U		ASP1 RX	WIDTH [7:0		4.0]		U	U	L	ASP1 TX V			oj		0x18180200
(0x6008)	NOT 1_OOTTINGEE	0	0	0	0	0		SP1_FMT [2	2:0]	0	ASP1	ASP1	ASP1	0	ASP1	ASP1	ASP1	0.0000000
											BCLK_INV	BCLK_ FRC	BCLK_ MSTR		FSYNC_ INV	FSYNC_ FRC	FSYNC_ MSTR	
R24588	ASP1 CONTROL3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000002
(0x600C)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	ASP1_D	OUT_HIZ_	
D04500	10D4 FD 11E	•	_			AOD4 TV4	OLOT (E.O.			0	_			AOD4 TVO	OL OT IE.O		L [1:0]	0.00000400
R24592 (0x6010)	ASP1_FRAME_ CONTROL1	0	0			ASP1_TX4 ASP1_TX2				0	0				_SLOT [5:0 SLOT [5:0	•		0x03020100
R24596	ASP1 FRAME	0	0			ASP1 TX8				0	0				_SLOT [5:0			0x07060504
(0x6014)	CONTROL2	0	0			ASP1_TX6				0	0				_SLOT [5:0			
R24608	ASP1_FRAME_	0	0			ASP1_RX4	SLOT [5:0]	]		0	0			ASP1_RX3	SLOT [5:0	]		0x03020100
(0x6020)	CONTROL5	0	0			ASP1_RX2				0	0				_SLOT [5:0			
R24612	ASP1_FRAME_	0	0			ASP1_RX8		•		0	0				_SLOT [5:0	•		0x07060504
(0x6024) R24624	CONTROL6 ASP1 DATA	0	0	0	0	ASP1_RX6	_SLOT [5:0]	0	0	0	0	0	0	ASP1_RX5	SLOT [5:0	0	0	0,00000000
(0x6030)	CONTROL1	0	0	0	0	0	0	0	0	0	0	U	U		WL [5:0]	U	U	0x00000020
R24640	ASP1 DATA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000020
(0x6040)	CONTROL5	0	0	0	0	0	0	0	0	0	0		l	ASP1_RX	K_WL [5:0]	1		
R24704	ASP2_ENABLES1	0	0	0	0	0	0	0	0	0	0	0	0	ASP2_	ASP2_	ASP2_	ASP2_	0x00000000
(0x6080)		0	0	0	0	0	0	0	0	0	0	0	0	ASP2 TX4 EN	RX3_EN ASP2_ TX3_EN	RX2_EN ASP2_ TX2_EN	ASP2_ TX1_EN	
R24708	ASP2 CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000028
(0x6084)	AOI 2_CONTROL1	0	0	0			P2 RATE [4			0	0				FREQ [5:			0.000000020
R24712	ASP2 CONTROL2				ASP2 RX	WIDTH [7:0		,					ASP2 TX V			-,		0x18180200
(0x6088)	_	0	0	0	0	0	AS	SP2_FMT [2	2:0]	0	ASP2_ BCLK_INV	ASP2_ BCLK_ FRC	ASP2_ BCLK_ MSTR	0	ASP2_FSYNC_	ASP2_ FSYNC_	ASP2_ FSYNC_	
R24716	ASP2 CONTROL3	0	0	0	0	0	0	0	0	0	0	0	0	0	INV 0	FRC 0	MSTR <sup>-</sup>	0x00000002
(0x608C)	1.51 2_00N1110L3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ASP2 D	OUT HIZ	3700000000
																CTR	L [1:0]	
R24720 (0x6090)	ASP2_FRAME_ CONTROL1	0	0			ASP2_TX4				0	0				_SLOT [5:0			0x03020100
		0	0			ASP2_TX2				0	0				_SLOT [5:0	•		0v02020400
R24736	ASP2_FRAME_ CONTROL5	0	0			ASP2_RX4 ASP2_RX2				0	0				SLOT [5:0 SLOT [5:0	•		0x03020100
(UX60A0)				<u> </u>		0	0	0	0	0	0	0	0	0	_3LO1 [3.0	0	0	0x00000020
(0x60A0) R24752	ASP2 DATA	0	0	0	0											U	U	
(0x60A0) R24752 (0x60B0)	ASP2_DATA_ CONTROL1	0	0	0	0	0	0	0	0	0	0				C_WL [5:0]	0	U	0x00000020
R24752	ASP2_DATA_ CONTROL1 ASP2_DATA_ CONTROL5									-		0	0	ASP2_TX		0	0	0x00000020



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	1 1	1 (	Default
R32896 (0x8080)	PWM1_INPUT1	PWM1_ SRC1_ STS	0	0	0	0	0	0	0				11MIX_VOI /M1_SRC1				0	0x0080000
R32900 (0x8084)	PWM1_INPUT2	0 PWM1_ SRC2	0	0	0	0	0	0	0				11MIX_VOI /M1_SRC2				0	0x0080000
R32904 (0x8088)	PWM1_INPUT3	STS <sup>-</sup> 0 PWM1_ SRC3_	0	0	0	0	0	0	0				11MIX_VOI /M1_SRC3				0	0x0080000
R32908 (0x808C)	PWM1_INPUT4	STS 0 PWM1_SRC4_	0	0	0	0	0	0	0				11MIX_VOI /M1_SRC4				0	0x0080000
R32912 (0x8090)	PWM2_INPUT1	O PWM2_SRC1_STS	0	0	0	0	0	0	0				12MIX_VOI /M2_SRC1				0	0x0080000
R32916 (0x8094)	PWM2_INPUT2	0 PWM2_ SRC2	0	0	0	0	0	0	0				12MIX_VOI /M2_SRC2				0	0x0080000
R32920 (0x8098)	PWM2_INPUT3	STS <sup>-</sup> 0 PWM2_ SRC3_	0	0	0	0	0	0	0				M2MIX_VOI				0	0x0080000
R32924 (0x809C)	PWM2_INPUT4	0 PWM2_ SRC4	0	0	0	0	0	0	0				M2MIX_VOI				0	0x0080000
R33024 (0x8100)	OUT1L_INPUT1	STS 0 OUT1L_ SRC1_	0	0	0	0	0	0	0				1LMIX_VO T1L_SRC1				0	0x0080000
R33028 (0x8104)	OUT1L_INPUT2	OUT1L_SRC2_STS	0	0	0	0	0	0	0				1LMIX_VO T1L_SRC2				0	0x0080000
R33032 (0x8108)	OUT1L_INPUT3	0 OUT1L_ SRC3	0	0	0	0	0	0	0				1LMIX_VO T1L_SRC3				0	0x0080000
R33036 (0x810C)	OUT1L_INPUT4	OUT1L_ SRC4_ STS	0	0	0	0	0	0	0				1LMIX_VO T1L_SRC4				0	0x0080000
R33280 (0x8200)	ASP1TX1_INPUT1	0 ASP1TX1_ SRC1_ STS	0	0	0	0	0	0	0				TX1MIX_VO				0	0x0080000
R33284 (0x8204)	ASP1TX1_INPUT2	0 ASP1TX1_ SRC2_ STS	0	0	0	0	0	0	0				TX1MIX_VO				0	0x0080000
R33288 (0x8208)	ASP1TX1_INPUT3	0 ASP1TX1_ SRC3_ STS	0	0	0	0	0	0	0				TX1MIX_VO				0	0x0080000
R33292 (0x820C)	ASP1TX1_INPUT4	0 ASP1TX1_ SRC4_ STS	0	0	0	0	0	0	0				TX1MIX_VO				0	0x0080000
R33296 (0x8210)	ASP1TX2_INPUT1	0 ASP1TX2_ SRC1_ STS	0	0	0	0	0	0	0				TX2MIX_VO				0	0x0080000
R33300 (0x8214)	ASP1TX2_INPUT2	0 ASP1TX2_ SRC2_ STS	0	0	0	0	0	0	0				TX2MIX_VO				0	0x0080000
R33304 (0x8218)	ASP1TX2_INPUT3	0 ASP1TX2_ SRC3_ STS	0	0	0	0	0	0	0				TX2MIX_VO				0	0x0080000
R33308 (0x821C)	ASP1TX2_INPUT4	0 ASP1TX2_ SRC4_ STS	0	0	0	0	0	0	0				TX2MIX_VO				0	0x0080000
R33312 (0x8220)	ASP1TX3_INPUT1	0 ASP1TX3_ SRC1_ STS	0	0	0	0	0	0	0				TX3MIX_VO				0	0x0080000



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17		6	Default
R33316	ASP1TX3_INPUT2	0	0	0	0	0	0	0	0				TX3MIX_V		<u> </u>	<u> </u>			0x00800000
(0x8224)	_	ASP1TX3_ SRC2_ STS	0	0	0	0	0	0				ASP	1TX3_SRC	22 [8:0]			•		
R33320	ASP1TX3_INPUT3	0	0	0	0	0	0	0	0				TX3MIX_V				(	)	0x00800000
(0x8228)		ASP1TX3_ SRC3_ STS	0	0	0	0	0	0				ASP	1TX3_SRC	23 [8:0]					
R33324	ASP1TX3_INPUT4	0	0	0	0	0	0	0	0				TX3MIX_V				(	)	0x00800000
(0x822C)		ASP1TX3_ SRC4_ STS	0	0	0	0	0	0				ASP	1TX3_SRC	24 [8:0]					
R33328	ASP1TX4_INPUT1	0	0	0	0	0	0	0	0				TX4MIX_V				(	)	0x00800000
(0x8230)		ASP1TX4_ SRC1_ STS	0	0	0	0	0	0				ASP	1TX4_SRC	21 [8:0]					
R33332	ASP1TX4_INPUT2	0	0	0	0	0	0	0	0				TX4MIX_V				(	)	0x00800000
(0x8234)		ASP1TX4_ SRC2_ STS	0	0	0	0	0	0					1TX4_SRC						
R33336 (0x8238)	ASP1TX4_INPUT3	0	0	0	0	0	0	0	0				TX4MIX_V				(	)	0x00800000
, ,		ASP1TX4_ SRC3_ STS	0	0	0	0	0	0					1TX4_SRC						
R33340	ASP1TX4_INPUT4	0	0	0	0	0	0	0	0				TX4MIX_V				(	)	0x00800000
(0x823C)		ASP1TX4_ SRC4_ STS	0	0	0	0	0	0				ASP	1TX4_SRC	24 [8:0]					
R33344	ASP1TX5_INPUT1	0	0	0	0	0	0	0	0				TX5MIX_V				(	)	0x00800000
(0x8240)		ASP1TX5_ SRC1_ STS	0	0	0	0	0	0				ASP	1TX5_SRC	21 [8:0]					
R33348	ASP1TX5_INPUT2	0	0	0	0	0	0	0	0				TX5MIX_V	_ : :			(	)	0x00800000
(0x8244)		ASP1TX5_ SRC2_ STS	0	0	0	0	0	0				ASP	1TX5_SRC	22 [8:0]					
R33352	ASP1TX5_INPUT3	0	0	0	0	0	0	0	0				TX5MIX_V				(	)	0x00800000
(0x8248)		ASP1TX5_ SRC3_ STS	0	0	0	0	0	0				ASP	1TX5_SRC	23 [8:0]					
R33356	ASP1TX5_INPUT4	0	0	0	0	0	0	0	0				TX5MIX_V	_ : :			(	)	0x00800000
(0x824C)		ASP1TX5_ SRC4_ STS	0	0	0	0	0	0				ASP	1TX5_SRC	24 [8:0]					
R33360	ASP1TX6_INPUT1	0	0	0	0	0	0	0	0				TX6MIX_V				(	)	0x00800000
(0x8250)		ASP1TX6_ SRC1_ STS	0	0	0	0	0	0				ASP	1TX6_SRC	21 [8:0]					
R33364	ASP1TX6_INPUT2	0	0	0	0	0	0	0	0				TX6MIX_V	_ : :			(	)	0x00800000
(0x8254)		ASP1TX6_ SRC2_ STS	0	0	0	0	0	0				ASP	1TX6_SRC	2 [8:0]					
R33368	ASP1TX6_INPUT3	0	0	0	0	0	0	0	0				TX6MIX_V	_ : :			(	)	0x00800000
(0x8258)		ASP1TX6_ SRC3_ STS	0	0	0	0	0	0					1TX6_SRC						
R33372 (0x825C)	ASP1TX6_INPUT4	0	0	0	0	0	0	0	0				TX6MIX_V				(	)	0x00800000
		ASP1TX6_ SRC4_ STS	0	0	0	0	0	0					1TX6_SRC						
R33376	ASP1TX7_INPUT1	0	0	0	0	0	0	0	0				TX7MIX_V				(	)	0x00800000
(0x8260)		ASP1TX7_ SRC1_ STS	0	0	0	0	0	0				ASP	1TX7_SRC	21 [8:0]					
R33380	ASP1TX7_INPUT2	0	0	0	0	0	0	0	0				TX7MIX_V				(	)	0x00800000
(0x8264)		ASP1TX7_ SRC2_ STS	0	0	0	0	0	0				ASP	1TX7_SRC	2 [8:0]					
R33384	ASP1TX7_INPUT3	0	0	0	0	0	0	0	0				TX7MIX_V				(	)	0x00800000
(0x8268)		ASP1TX7_ SRC3_ STS	0	0	0	0	0	0				ASP	1TX7_SRC	3 [8:0]					
R33388	ASP1TX7_INPUT4	0	0	0	0	0	0	0	0				TX7MIX_V				(	)	0x00800000
(0x826C)		ASP1TX7_ SRC4_ STS	0	0	0	0	0	0				ASP	1TX7_SRC	24 [8:0]					
R33392	ASP1TX8_INPUT1	0	0	0	0	0	0	0	0				TX8MIX_V				(	)	0x00800000
(0x8270)		ASP1TX8_ SRC1_ STS	0	0	0	0	0	0				ASP	1TX8_SRC	21 [8:0]					
R33396	ASP1TX8_INPUT2	0	0	0	0	0	0	0	0				TX8MIX_V			_	(	)	0x00800000
(0x8274)	I	ASP1TX8_ SRC2_ STS	0	0	0	0	0	0				ASP	1TX8_SRC	22 [8:0]					



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R33400	ASP1TX8_INPUT3	0	0	0	0	0	0	0	0	-			X8MIX_VC				0	0x00800000
(0x8278)		ASP1TX8_ SRC3_ STS	0	0	0	0	0	0				ASP	1TX8_SRC	3 [8:0]				
R33404	ASP1TX8_INPUT4	0	0	0	0	0	0	0	0				X8MIX_VC				0	0x00800000
(0x827C)		ASP1TX8_ SRC4_ STS	0	0	0	0	0	0					1TX8_SRC					
R33536 (0x8300)	ASP2TX1_INPUT1	0	0	0	0	0	0	0	0				X1MIX_VC				0	0x00800000
. ,		ASP2TX1_ SRC1_ STS	0	0	0	0	0	0					2TX1_SRC					
R33540 (0x8304)	ASP2TX1_INPUT2	0 ASP2TX1_	0	0	0	0	0	0	0				X1MIX_VC 2TX1 SRC				0	0x00800000
		SRC2_ STS																
R33544 (0x8308)	ASP2TX1_INPUT3	0	0	0	0	0	0	0	0				X1MIX_VC				0	0x00800000
		ASP2TX1_ SRC3_ STS					U						2TX1_SRC					
R33548 (0x830C)	ASP2TX1_INPUT4	0	0	0	0	0	0	0	0				X1MIX_VC				0	0x00800000
		ASP2TX1_ SRC4_ STS	0	0	0	0	0	0					2TX1_SRC					
R33552 (0x8310)	ASP2TX2_INPUT1	0	0	0	0	0	0	0	0				X2MIX_VC				0	0x00800000
(UX631U)		ASP2TX2_ SRC1_ STS	0	0	0	0	0	0				ASP:	2TX2_SRC	1 [8:0]				
R33556 (0x8314)	ASP2TX2_INPUT2	0	0	0	0	0	0	0	0				X2MIX_VC				0	0x00800000
(UXO314)		ASP2TX2_ SRC2_ STS	0	0	0	0	0	0				ASP:	2TX2_SRC	2 [8:0]				
R33560	ASP2TX2_INPUT3	0	0	0	0	0	0	0	0				X2MIX_VC				0	0x00800000
(0x8318)		ASP2TX2_ SRC3_ STS	0	0	0	0	0	0				ASP:	2TX2_SRC	3 [8:0]				
R33564	ASP2TX2_INPUT4	0	0	0	0	0	0	0	0				X2MIX_VC				0	0x00800000
(0x831C)		ASP2TX2_ SRC4_ STS	0	0	0	0	0	0				ASP:	2TX2_SRC	4 [8:0]				
R33568	ASP2TX3_INPUT1	0	0	0	0	0	0	0	0				X3MIX_VC				0	0x00800000
(0x8320)		ASP2TX3_ SRC1_ STS	0	0	0	0	0	0				ASP:	2TX3_SRC	1 [8:0]				
R33572	ASP2TX3_INPUT2	0	0	0	0	0	0	0	0				X3MIX_VC				0	0x00800000
(0x8324)		ASP2TX3_ SRC2_ STS	0	0	0	0	0	0					2TX3_SRC					
R33576 (0x8328)	ASP2TX3_INPUT3	0	0	0	0	0	0	0	0				X3MIX_VC				0	0x00800000
. ,		ASP2TX3_ SRC3_ STS	0	0	0	0	0	0					2TX3_SRC					
R33580 (0x832C)	ASP2TX3_INPUT4	0	0	0	0	0	0	0	0				X3MIX_VC				0	0x00800000
		ASP2TX3_ SRC4_ STS	0	0	0	0	0	0					2TX3_SRC					
R33584 (0x8330)	ASP2TX4_INPUT1	0	0	0	0	0	0	0	0				X4MIX_VC				0	0x00800000
, ,		ASP2TX4_ SRC1_ STS	0	0	0	0	0	0					2TX4_SRC					
R33588 (0x8334)	ASP2TX4_INPUT2	0	0	0	0	0	0	0	0				X4MIX_VC				0	0x00800000
, ,		ASP2TX4_ SRC2_ STS	0	0	0	0	0	0					2TX4_SRC					
R33592 (0x8338)	ASP2TX4_INPUT3	0	0	0	0	0	0	0	0				X4MIX_VC				0	0x00800000
(0x0336)		ASP2TX4_ SRC3_ STS	0	0	0	0	0	0				ASP:	2TX4_SRC	3 [8:0]				
R33596	ASP2TX4_INPUT4	0	0	0	0	0	0	0	0				X4MIX_VC				0	0x00800000
(0x833C)		ASP2TX4_ SRC4_ STS	0	0	0	0	0	0				ASP:	2TX4_SRC	4 [8:0]				
R34944 (0x8880)	ASRC1_IN1L_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(000000)		ASRC1_ IN1L_ SRC1_ STS	0	0	0	0	0	0				ASRC	1_IN1L_SR	C1 [8:0]				
R34960	ASRC1 IN1R INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x8890)		ASRC1_ IN1R_ SRC1_ STS	0	0	0	0	0	0	-				I_IN1R_SF	C1 [8:0]	<u> </u>			
R34976	ASRC1_IN2L_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x88x0)		ASRC1_ IN2L_ SRC1_ STS	0	0	0	0	0	0				ASRC	1_IN2L_SR	C1 [8:0]	-			



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R34992 (0x88B0)	ASRC1_IN2R_INPUT1	ASRC1_ IN2R_ SRC1_	0	0	0	0	0	0	0	0	0	0 ASRC1	0 _IN2R_SR0	0 C1 [8:0]	0	0	0	0x00000000
R35008 (0x88C0)	LSRC2_INL_INPUT1	STS 0 LSRC2_ INL_ SRC1_	0	0	0	0	0	0	0	0	0	0 LSRC:	0 2_INL_SRC	0 1 [8:0]	0	0	0	0x00000000
R35024 (0x88D0)	LSRC2_INR_INPUT1	STS 0 LSRC2_ INR_ SRC1_	0	0	0	0	0	0	0	0	0	0 LSRC2	0 2_INR_SRC	0:1 [8:0]	0	0	0	0x00000000
R35072 (0x8900)	LSRC3_INL_INPUT1	STS 0  LSRC3_ INL SRC1_	0	0	0	0	0	0	0	0	0	0 LSRC:	0 3_INL_SRC	0	0	0	0	0x00000000
R35088 (0x8910)	LSRC3_INR_INPUT1	STS  0  LSRC3_ INR_ SRC1_	0	0	0	0	0	0	0	0	0	0 LSRC	0 3_INR_SRC	0:1 [8:0]	0	0	0	0x00000000
R35200 (0x8980)	ISRC1INT1_INPUT1	0 ISRC1INT 1_SRC1_ STS	0	0	0	0	0	0	0	0	0	0 ISRC1	0 IINT1_SRC	0	0	0	0	0x00000000
R35216 (0x8990)	ISRC1INT2_INPUT1	0 ISRC1INT 2_SRC1_ STS	0	0	0	0	0	0	0	0	0	0 ISRC1	0 IINT2_SRC	0 1 [8:0]	0	0	0	0x00000000
R35232 (0x89A0)	ISRC1INT3_INPUT1	0 ISRC1INT 3_SRC1_ STS	0	0	0	0	0	0	0	0	0	0 ISRC1	0 IINT3_SRC	0 1 [8:0]	0	0	0	0x00000000
R35248 (0x89B0)	ISRC1INT4_INPUT1	0 ISRC1INT 4_SRC1_ STS	0	0	0	0	0	0	0	0	0		0 IINT4_SRC		0	0	0	0x00000000
R35264 (0x89C0)	ISRC1DEC1_INPUT1	0 ISRC1DEC 1_SRC1_ STS	0	0	0	0	0	0	0	0	0		0 DEC1_SRC		0	0	0	0x00000000
R35280 (0x89D0)	ISRC1DEC2_INPUT1 ISRC1DEC3_INPUT1	0 ISRC1DEC 2_SRC1_ STS	0	0	0	0	0	0	0	0	0		0 DEC2_SRC		0	0	0	0x00000000
(0x89E0) R35312	ISRC1DEC3_INPUT1	0 ISRC1DEC 3_SRC1_ STS 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0	0	0 ISRC1	0 DEC3_SRC	0 (1 [8:0]	0	0	0	0x00000000
(0x89F0)	ISRC1DEC4_INPUT1	ISRC1DEC 4_SRC1_ STS 0	0	0	0	0	0	0	0	0	0		DEC4_SRC		1 0	0	0	0x00000000
(0x8A00)	ISRC2INT2 INPUT1	ISRC2INT 1_SRC1_ STS	0	0	0	0	0	0	0	0	0		0 0		I 0	0	0	0x00000000
(0x8A10)	ISRC2DEC1 INPUT1	ISRC2INT 2_SRC1_ STS 0	0	0	0	0	0	0	0	0	0		2INT2_SRC		0	0	0	0x0000000
(0x8A40)	ISRC2DEC2 INPUT1	ISRC2DEC 1_SRC1_ STS 0	0	0	0	0	0	0	0	0	0		DEC1_SRC		I 0	0	0	0x00000000
R35408 (0x8A50)	ISRC3INT1_INPUT1	ISRC2DEC 2_SRC1_ STS 0	0	0	0	0	0	0	0	0	0		DEC2_SRC		I 0	0	0	0x00000000
(0x8A80)	ISRC3INT1_INF0T1	ISRC3INT 1_SRC1_ STS	0	0	0	0	0	0	0	0	0		BINT1_SRC		I 0	0	0	0x00000000
(0x8A90) R35520	ISRC3INT2_INPUT1	ISRC3INT 2_SRC1_ STS	0	0	0	0	0	0	0	0	0		BINT2_SRC		0	0	0	0x00000000
(0x8AC0)	IONCODECT_INPUT	ISRC3DEC 1_SRC1_ STS	0	0	0	0	0	0	U	L <sup>v</sup>	l <sup>u</sup>		DEC1_SRC			I U	I U	0x00000000



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R35536	ISRC3DEC2_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x8AD0)		ISRC3DEC 2_SRC1_ STS	0	0	0	0	0	0				ISRC	BDEC2_SR	C1 [8:0]				
R35712	EQ1_INPUT1	0	0	0	0	0	0	0	0			EQ1	1MIX_VOL1	[6:0]			0	0x00800000
(0x8B80)		EQ1_ SRC1_ STS	0	0	0	0	0	0				E	Q1_SRC1 [	8:0]				
R35716	EQ1_INPUT2	0	0	0	0	0	0	0	0			EQ′	1MIX_VOL2	2 [6:0]			0	0x00800000
(0x8B84)		EQ1_ SRC2_ STS	0	0	0	0	0	0				E	Q1_SRC2 [i	8:0]				
R35720	EQ1_INPUT3	0	0	0	0	0	0	0	0				1MIX_VOL3				0	0x00800000
(0x8B88)		EQ1_ SRC3_ STS	0	0	0	0	0	0				E	Q1_SRC3 [i	8:0]				
R35724	EQ1_INPUT4	0	0	0	0	0	0	0	0				1MIX_VOL4				0	0x00800000
(0x8B8C)		EQ1_ SRC4_ STS	0	0	0	0	0	0				E	Q1_SRC4 [i	8:0]				
R35728	EQ2_INPUT1	0	0	0	0	0	0	0	0				2MIX_VOL1				0	0x00800000
(0x8B90)		EQ2_ SRC1_ STS	0	0	0	0	0	0				E	Q2_SRC1 [i	8:0]				
R35732	EQ2_INPUT2	0	0	0	0	0	0	0	0				2MIX_VOL2				0	0x00800000
(0x8B94)		EQ2_ SRC2_ STS	0	0	0	0	0	0				E	Q2_SRC2 [i	8:0]				
R35736	EQ2_INPUT3	0	0	0	0	0	0	0	0				2MIX_VOL3				0	0x00800000
(0x8B98)		EQ2_ SRC3_ STS	0	0	0	0	0	0					Q2_SRC3 [i	•				
R35740	EQ2_INPUT4	0	0	0	0	0	0	0	0				2MIX_VOL4				0	0x00800000
(0x8B9C)		EQ2_ SRC4_ STS	0	0	0	0	0	0					Q2_SRC4 [i	•				
R35744	EQ3_INPUT1	0	0	0	0	0	0	0	0				3MIX_VOL1				0	0x00800000
(0x8BA0)		EQ3_ SRC1_ STS	0	0	0	0	0	0				E	Q3_SRC1 [i	8:0]				
R35748	EQ3_INPUT2	0	0	0	0	0	0	0	0				3MIX_VOL2				0	0x00800000
(0x8BA4)		EQ3_ SRC2_ STS	0	0	0	0	0	0				E	Q3_SRC2 [i	8:0]				
R35752	EQ3_INPUT3	0	0	0	0	0	0	0	0				3MIX_VOL3				0	0x00800000
(0x8BA8)		EQ3_ SRC3_ STS	0	0	0	0	0	0					Q3_SRC3 [i					
R35756 (0x8BAC)	EQ3_INPUT4	0	0	0	0	0	0	0	0				BMIX_VOL4				0	0x00800000
. ,		EQ3_ SRC4_ STS	0	0	0	0	0	0					Q3_SRC4 [i					
R35760 (0x8BB0)	EQ4_INPUT1	0	0	0	0	0	0	0	0				4MIX_VOL1				0	0x00800000
,		EQ4_ SRC1_ STS	0	0	0	0	0	0					Q4_SRC1 [i	•				
R35764 (0x8BB4)	EQ4_INPUT2	0	0	0	0	0	0	0	0				4MIX_VOL2				0	0x00800000
, ,		EQ4_ SRC2_ STS	0	0	0	0	0	0					Q4_SRC2 [i					
R35768 (0x8BB8)	EQ4_INPUT3	0	0	0	0	0	0	0	0				4MIX_VOL3				0	0x00800000
(UXODDO)		EQ4_ SRC3_ STS	0	0	0	0	0	0					Q4_SRC3 [i	•				
R35772	EQ4_INPUT4	0	0	0	0	0	0	0	0				4MIX_VOL4				0	0x00800000
(0x8BBC)		EQ4_ SRC4_ STS	0	0	0	0	0	0				E	Q4_SRC4 [i	8:0]				
R35840	DRC1L_INPUT1	0	0	0	0	0	0	0	0				1LMIX_VOL				0	0x00800000
(0x8C00)		DRC1L_ SRC1_ STS	0	0	0	0	0	0				DR	C1L_SRC1	[8:0]				
R35844	DRC1L_INPUT2	0	0	0	0	0	0	0	0				1LMIX_VOL				0	0x00800000
(0x8C04)		DRC1L_ SRC2_ STS	0	0	0	0	0	0					C1L_SRC2					
R35848	DRC1L_INPUT3	0	0	0	0	0	0	0	0				1LMIX_VOL				0	0x00800000
(0x8C08)		DRC1L_ SRC3_ STS	0	0	0	0	0	0					C1L_SRC3					
R35852	DRC1L_INPUT4	0	0	0	0	0	0	0	0				1LMIX_VOL				0	0x00800000
(0x8C0C)		DRC1L_ SRC4_ STS	0	0	0	0	0	0				DR	C1L_SRC4	[8:0]				



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	1	16 0	Default
R35856	DRC1R INPUT1	0	0	0	0	0	0	0	0	-			IRMIX_VO			'	 0	0x00800000
(0x8C10)		DRC1R_ SRC1_ STS	0	0	0	0	0	0					C1R_SRC1					
	DRC1R_INPUT2	0	0	0	0	0	0	0	0				1RMIX_VO				0	0x00800000
(0x8C14)		DRC1R_ SRC2_ STS	0	0	0	0	0	0				DR	C1R_SRC2	[8:0]				
	DRC1R_INPUT3	0	0	0	0	0	0	0	0				IRMIX_VO				0	0x00800000
(0x8C18)		DRC1R_ SRC3_ STS	0	0	0	0	0	0					C1R_SRC3					
R35868 (0x8C1C)	DRC1R_INPUT4	0	0	0	0	0	0	0	0				1RMIX_VO				0	0x00800000
		DRC1R_ SRC4_ STS	0	0	0	0	0	0					C1R_SRC4					
R35872 (0x8C20)	DRC2L_INPUT1	0	0	0	0	0	0	0	0				2LMIX_VOI				0	0x00800000
		DRC2L_ SRC1_ STS					0						C2L_SRC1					
R35876 (0x8C24)	DRC2L_INPUT2	0 DRC2L	0	0	0	0	0	0	0				2LMIX_VOI C2L SRC2				0	0x00800000
		SRC2_ STS		-									_					
R35880 (0x8C28)	DRC2L_INPUT3	0	0	0	0	0	0	0	0				2LMIX_VOI				0	0x00800000
		DRC2L_ SRC3_ STS	0	0	0	0	0	0					C2L_SRC3					
R35884 (0x8C2C)	DRC2L_INPUT4	0	0	0	0	0	0	0	0				2LMIX_VOI				0	0x00800000
,		DRC2L_ SRC4_ STS	0	0	0	0	0	0					C2L_SRC4					
R35888	DRC2R_INPUT1	0	0	0	0	0	0	0	0				2RMIX_VO				0	0x00800000
(0x8C30)		DRC2R_ SRC1_ STS	0	0	0	0	0	0				DR	C2R_SRC1	[8:0]				
	DRC2R_INPUT2	0	0	0	0	0	0	0	0				2RMIX_VO				0	0x00800000
(0x8C34)		DRC2R_ SRC2_ STS	0	0	0	0	0	0				DR	C2R_SRC2	[8:0]				
R35896	DRC2R_INPUT3	0	0	0	0	0	0	0	0				2RMIX_VO				0	0x00800000
(0x8C38)		DRC2R_ SRC3_ STS	0	0	0	0	0	0				DR	C2R_SRC3	[8:0]				
	DRC2R_INPUT4	0	0	0	0	0	0	0	0				2RMIX_VO				0	0x00800000
(0x8C3C)		DRC2R_ SRC4_ STS	0	0	0	0	0	0					C2R_SRC4					
R35968	LHPF1_INPUT1	0	0	0	0	0	0	0	0				-1MIX_VOL				0	0x00800000
(0x8C80)		LHPF1_ SRC1_ STS	0	0	0	0	0	0				LHI	PF1_SRC1	[8:0]				
R35972	LHPF1_INPUT2	0	0	0	0	0	0	0	0				-1MIX_VOL				0	0x00800000
(0x8C84)		LHPF1_ SRC2_ STS	0	0	0	0	0	0					PF1_SRC2					
R35976	LHPF1_INPUT3	0	0	0	0	0	0	0	0				-1MIX_VOL				0	0x00800000
(0x8C88)		LHPF1_ SRC3_ STS	0	0	0	0	0	0				LHI	PF1_SRC3	[8:0]				
R35980	LHPF1_INPUT4	0	0	0	0	0	0	0	0				-1MIX_VOL				0	0x00800000
(0x8C8C)		LHPF1_ SRC4_ STS	0	0	0	0	0	0				LHI	PF1_SRC4	[8:0]				
R35984	LHPF2_INPUT1	0	0	0	0	0	0	0	0			LHPF	2MIX_VOL	.1 [6:0]			0	0x00800000
(0x8C90)		LHPF2_ SRC1_ STS	0	0	0	0	0	0				LHI	PF2_SRC1	[8:0]				
R35988	LHPF2_INPUT2	0	0	0	0	0	0	0	0				2MIX_VOL				0	0x00800000
(0x8C94)		LHPF2_ SRC2_ STS	0	0	0	0	0	0				LHI	PF2_SRC2	[8:0]				
R35992	LHPF2_INPUT3	0	0	0	0	0	0	0	0				2MIX_VOL				0	0x00800000
(0x8C98)		LHPF2_ SRC3_ STS	0	0	0	0	0	0				LHI	PF2_SRC3	[8:0]				
R35996	LHPF2_INPUT4	0	0	0	0	0	0	0	0			LHPF	2MIX_VOL	4 [6:0]			0	0x00800000
(0x8C9C)		LHPF2_ SRC4_ STS	0	0	0	0	0	0				LHI	PF2_SRC4	[8:0]				
R36000 (0x8CA0)	LHPF3_INPUT1	0	0	0	0	0	0	0	0			LHPF	-3MIX_VOL	.1 [6:0]			0	0x00800000
	1	LHPF3_ SRC1_ STS	0	0	0	0	0	0				LHI	PF3_SRC1	[8:0]				]



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	1 1		16 0	Default
R36004	LHPF3 INPUT2	0	0	0	0	0	0	0	0			-	F3MIX_VOI			<u> </u>		0	0x00800000
(0x8CA4)	_	LHPF3_ SRC2_ STS	0	0	0	0	0	0				LHI	PF3_SRC2	[8:0]			•		
R36008	LHPF3_INPUT3	0	0	0	0	0	0	0	0				F3MIX_VOI					0	0x00800000
(0x8CA8)		LHPF3_ SRC3_ STS	0	0	0	0	0	0				LHI	PF3_SRC3	[8:0]					
R36012	LHPF3_INPUT4	0	0	0	0	0	0	0	0				F3MIX_VOI					0	0x00800000
(0x8CAC)		LHPF3_ SRC4_ STS	0	0	0	0	0	0				LHI	PF3_SRC4	[8:0]					
R36016 (0x8CB0)	LHPF4_INPUT1	0	0	0	0	0	0	0	0				F4MIX_VOI					0	0x00800000
		LHPF4_ SRC1_ STS	0	0	0	0	0	0					PF4_SRC1						
R36020 (0x8CB4)	LHPF4_INPUT2	0	0	0	0	0	0	0	0				F4MIX_VOI					0	0x00800000
		LHPF4_ SRC2_ STS		0	0		0	0					PF4_SRC2						
R36024 (0x8CB8)	LHPF4_INPUT3	0 LHPF4	0	0	0	0	0	0	0				F4MIX_VOI					0	0x00800000
, ,		SRC3_ STS	0	-		0		0					PF4_SRC3						
R36028 (0x8CBC)	LHPF4_INPUT4	0	0	0	0	0	0	0	0				F4MIX_VOI					0	0x00800000
, ,		LHPF4_ SRC4_ STS	0	0	0	0	0	0					PF4_SRC4						
R36864 (0x9000)	DSP1RX1_INPUT1	0	0	0	0	0	0	0	0				RX1MIX_V					0	0x00800000
. ,		DSP1RX1 _SRC1_ STS	0	0	0	0	0	0					1RX1_SRC						
R36868	DSP1RX1_INPUT2	0	0	0	0	0	0	0	0				RX1MIX_V	_ : :				0	0x00800000
(0x9004)		DSP1RX1 _SRC2_ STS	0	0	0	0	0	0				DSP	1RX1_SRC	2 [8:0]					
R36872	DSP1RX1_INPUT3	0	0	0	0	0	0	0	0				RX1MIX_V					0	0x00800000
(0x9008)		DSP1RX1 _SRC3_ STS	0	0	0	0	0	0				DSP	1RX1_SRC	3 [8:0]					
R36876	DSP1RX1_INPUT4	0	0	0	0	0	0	0	0				RX1MIX_V	_ : :				0	0x00800000
(0x900C)		DSP1RX1 _SRC4_ STS	0	0	0	0	0	0				DSP	1RX1_SRC	24 [8:0]					
R36880	DSP1RX2_INPUT1	0	0	0	0	0	0	0	0				RX2MIX_V					0	0x00800000
(0x9010)		DSP1RX2 _SRC1_ STS	0	0	0	0	0	0					1RX2_SRC						
R36884	DSP1RX2_INPUT2	0	0	0	0	0	0	0	0				RX2MIX_V					0	0x00800000
(0x9014)		DSP1RX2 _SRC2_ STS	0	0	0	0	0	0				DSP	1RX2_SRC	2 [8:0]					
R36888	DSP1RX2_INPUT3	0	0	0	0	0	0	0	0				RX2MIX_V	_ : :				0	0x00800000
(0x9018)		DSP1RX2 _SRC3_ STS	0	0	0	0	0	0					1RX2_SRC						
R36892	DSP1RX2_INPUT4	0	0	0	0	0	0	0	0				RX2MIX_V					0	0x00800000
(0x901C)		DSP1RX2 _SRC4_ STS	0	0	0	0	0	0				DSP	1RX2_SRC	24 [8:0]					
R36896	DSP1RX3_INPUT1	0	0	0	0	0	0	0	0				RX3MIX_V					0	0x00800000
(0x9020)		DSP1RX3 _SRC1_ STS	0	0	0	0	0	0				DSP	1RX3_SRC	C1 [8:0]					
R36900	DSP1RX3_INPUT2	0	0	0	0	0	0	0	0				RX3MIX_V					0	0x00800000
(0x9024)		DSP1RX3 _SRC2_ STS	0	0	0	0	0	0				DSP	1RX3_SRC	2 [8:0]					
R36904	DSP1RX3_INPUT3	0	0	0	0	0	0	0	0				RX3MIX_V					0	0x00800000
(0x9028)		DSP1RX3 _SRC3_ STS	0	0	0	0	0	0				DSP	1RX3_SRC	3 [8:0]					
R36908	DSP1RX3_INPUT4	0	0	0	0	0	0	0	0				RX3MIX_V					0	0x00800000
(0x902C)		DSP1RX3 _SRC4_ STS	0	0	0	0	0	0				DSP	1RX3_SRC	24 [8:0]					
	DSP1RX4_INPUT1	0	0	0	0	0	0	0	0				RX4MIX_V					0	0x00800000
(0x9030)		DSP1RX4 _SRC1_ STS	0	0	0	0	0	0				DSP	1RX4_SRC	21 [8:0]					
R36916	DSP1RX4_INPUT2	0	0	0	0	0	0	0	0				RX4MIX_V					0	0x00800000
(0x9034)	I	DSP1RX4 _SRC2_ STS	0	0	0	0	0	0				DSP	1RX4_SRC	22 [8:0]					



Register	Name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Default
R36920	DSP1RX4_INPUT3	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>	7	6	5 DSP1E	A RX4MIX_V	3	2	1	0	0x00800000
(0x9038)	DSF IRX4_INFUTS	DSP1RX4 _SRC3_ STS	0	0	0	0	0	0	0				1RX4_SRC				0	0x00800000
R36924 (0x903C)	DSP1RX4_INPUT4	DSP1RX4 _SRC4_ STS	0	0	0	0	0	0	0				RX4MIX_VO 1RX4_SRC				0	0x00800000
R36928 (0x9040)	DSP1RX5_INPUT1	0 DSP1RX5 _SRC1_ _STS	0	0	0	0	0	0	0				RX5MIX_V0 1RX5_SR0				0	0x00800000
R36932 (0x9044)	DSP1RX5_INPUT2	0 DSP1RX5 SRC2	0	0	0	0	0	0	0				RX5MIX_V				0	0x00800000
R36936 (0x9048)	DSP1RX5_INPUT3	DSP1RX5 SRC3 STS	0	0	0	0	0	0	0				RX5MIX_V0 1RX5_SR0				0	0x00800000
R36940 (0x904C)	DSP1RX5_INPUT4	0 DSP1RX5 SRC4 STS	0	0	0	0	0	0	0				RX5MIX_V0 1RX5_SR0				0	0x00800000
R36944 (0x9050)	DSP1RX6_INPUT1	0 DSP1RX6 _SRC1_ _STS	0	0	0	0	0	0	0				RX6MIX_VO				0	0x00800000
R36948 (0x9054)	DSP1RX6_INPUT2	0 DSP1RX6 _SRC2_ _STS	0	0	0	0	0	0	0				RX6MIX_V0 1RX6_SR0				0	0x00800000
R36952 (0x9058)	DSP1RX6_INPUT3	0 DSP1RX6 _SRC3_ _STS	0	0	0	0	0	0	0				RX6MIX_V0 1RX6_SR0				0	0x00800000
R36956 (0x905C)	DSP1RX6_INPUT4	0 DSP1RX6 _SRC4_ _STS	0	0	0	0	0	0	0				RX6MIX_V0 1RX6_SR0				0	0x00800000
R36960 (0x9060)	DSP1RX7_INPUT1	0 DSP1RX7 _SRC1_ _STS	0	0	0	0	0	0	0				RX7MIX_VO 1RX7_SRC				0	0x00800000
R36964 (0x9064)	DSP1RX7_INPUT2	0 DSP1RX7 _SRC2_ _STS	0	0	0	0	0	0	0				RX7MIX_VO 1RX7_SRC				0	0x00800000
R36968 (0x9068)	DSP1RX7_INPUT3	0 DSP1RX7 _SRC3_ _STS	0	0	0	0	0	0	0				RX7MIX_V0 1RX7_SR0				0	0x00800000
R36972 (0x906C)	DSP1RX7_INPUT4	0 DSP1RX7 _SRC4_ _STS	0	0	0	0	0	0	0				RX7MIX_V0 1RX7_SR0				0	0x00800000
R36976 (0x9070)	DSP1RX8_INPUT1	0 DSP1RX8 _SRC1_ _STS	0	0	0	0	0	0	0				RX8MIX_V0 1RX8_SR0				0	0x00800000
R36980 (0x9074)	DSP1RX8_INPUT2	0 DSP1RX8 _SRC2_ _STS	0	0	0	0	0	0	0				RX8MIX_V0 1RX8_SR0				0	0x00800000
R36984 (0x9078)	DSP1RX8_INPUT3	0 DSP1RX8 _SRC3_ _STS	0	0	0	0	0	0	0				RX8MIX_V0 1RX8_SR0				0	0x00800000
R36988 (0x907C)	DSP1RX8_INPUT4	0 DSP1RX8 _SRC4_ STS	0	0	0	0	0	0	0				RX8MIX_V0 1RX8_SR0				0	0x00800000
(0xA000)	ASRC1_ENABLE	0	0	0	0	0	0	0	0	0	0	0	0	0 ASRC1 IN2L_EN			0 ASRC1_ IN1R_EN	0x00000000
R40964 (0xA004)	ASRC1_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	ASRC1_IN2L_EN_STS	0 ASRC1_ IN2R_EN_ STS	0 ASRC1_ IN1L_EN_ STS	ASRC1_ IN1R_EN_ STS	0x00000000
R40968 (0xA008)	ASRC1_CONTROL1			C1_RATE2 C1_RATE1			0	0	0	0	0	0	0	0	0	0	0	0x40000000
R41088 (0xA080)	LSRC2_ENABLE	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 LSRC2_ INL_EN	0 LSRC2_ INR_EN	0x00000000



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R41096 (0xA088)	LSRC2_CONTROL			C2_RATE2 C2_RATE1	• •		0	0	0	0	0	0	0	0	0	0	0	0x40004020
R41216	LSRC3_ENABLE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0xA100)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	LSRC3_ INL_EN	LSRC3_ INR_EN	
R41224	LSRC3_CONTROL			C3_RATE2			0	0	0	0	0	0	0	0	0	0	0	0x40004020
(0xA108) R41984	ISRC1 CONTROL1			C3_RATE1 RC1_FSL [4			0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0xA400)	_		ISI	RC1_FSH [4	1:0]	,	0	0	0	0	0	0	0	0	0	0	0	
R41988 (0xA404)	ISRC1_CONTROL2	0	0	0	0	ISRC1_ INT4_EN	0 ISRC1_ INT3 EN	0 ISRC1_ INT2_EN	0 ISRC1_ INT1_EN	0	0	0	0	0 ISRC1_ DEC4_EN	0 ISRC1_ DEC3_EN	0 ISRC1_ DEC2_EN	0 ISRC1 DEC1 EN	0x00000000
R42256	ISRC2_CONTROL1			RC2_FSL [4		_	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0xA510) R42260	ISRC2 CONTROL2	0	0	RC2_FSH [4	1:0]	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0xA514)	_	0	0	0	0	0	0	ISRC2_ INT2_EN	ISRC2_ INT1_EN	0	0	0	0	0	0	ISRC2_ DEC2_EN		
R42528 (0xA620)	ISRC3_CONTROL1			RC3_FSL[4 RC3_FSH[4			0	0	0	0	0	0	0	0	0	0	0	0x00000000
R42532	ISRC3_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0xA624)	EV CAMPLE DATE	0	0	0	0	0	0	ISRC3_ INT2_EN	ISRC3_ INT1_EN	0	0	0	0	0	0	_	ISRC3_ DEC1_EN	000000000
R43008 (0xA800)	FX_SAMPLE_RATE	0	0 F	0 X_RATE [4:	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
R43012 (0xA804)	FX_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
R43016	EQ_CONTROL1	0	0	0	0	0	0	0	0	0	0	TS [11:0] 0	0	0	0	0	0	0x00000000
(0xA808)	- CONTROLO	0	0	0	0	0	0	0	0	0	0	0	0	EQ4_EN	EQ3_EN	EQ2_EN	EQ1_EN	0.0000000
R43020 (0xA80C)	EQ_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0 EQ4_B1_ MODE	EQ3_B1_ MODE	0 EQ2_B1_ MODE	EQ1_B1_ MODE	0x00000000
R43024 (0xA810)	EQ1_GAIN1	0	0	0			B4_GAIN		ļ	0	0	0			1_B3_GAIN	[4:0]		0x0C0C0C0C
R43028 (0xA814)	EQ1_GAIN2	0	0	0	0	0	B2_GAIN 0	0	0	0	0	0	0	EQ:	0	0	0	0x0000000C
R43032	EQ1_BAND1_COEFF1	0	0	0	0	0	0	0	0 EQ1_B1	0 _B [15:0]	0	0		EQ	1_B5_GAIN	[4:0]		0x03FE0FC8
(0xA818) R43036	EQ1_BAND1_COEFF2	0	0	0	0	0	0	0	EQ1_B1	_A [15:0]	0	0	0	0	0	0	0	0x00000B75
(0xA81C) R43040	EQ1 BAND1 PG	0	0	0	0	0	0	0	EQ1_B1	_C [15:0]	0	0	0	0	0	0	0	0x000000E0
(0xA820)				ı		1		ı		PG [15:0]		·				ı		
R43044 (0xA824)	EQ1_BAND2_COEFF1								EQ1_B2	_B [15:0]								0xF1361EC4
R43048 (0xA828)	EQ1_BAND2_COEFF2	0	0	0	0	0	0	0	0 EQ1_B2	0 C [15:0]	0	0	0	0	0	0	0	0x00000409
R43052 (0xA82C)	EQ1_BAND2_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000004CC
R43056	EQ1 BAND3 COEFF1									PG [15:0] B [15:0]								0xF3371C9B
(0xA830)		•			•					_A [15:0]	1 0	1 2						
R43060 (0xA834)	EQ1_BAND3_COEFF2	0	0	0	0	0	0	0		0 _C [15:0]	0	0	0	0	0	0	0	0x0000040B
R43064 (0xA838)	EQ1_BAND3_PG	0	0	0	0	0	0	0	0 EQ1 B3	0 PG [15:0]	0	0	0	0	0	0	0	0x00000CBB
R43068	EQ1_BAND4_COEFF1									_B [15:0]								0xF7D916F8
(0xA83C) R43072	EQ1_BAND4_COEFF2	0	0	0	0	0	0	0	0	_A [15:0]	0	0	0	0	0	0	0	0x0000040A
	EQ1_BAND4_PG	0	0	0	0	0	0	0	0	_C [15:0]	0	0	0	0	0	0	0	0x00001F14
(0xA844) R43080	EQ1 BAND5 COEFF1									PG [15:0] B [15:0]								0x0563058C
(0xA848)										_A [15:0]								
R43088 (0xA850)	EQ1_BAND5_PG	0	0	0	0	0	0	0	0 EQ1_B5_	0 PG [15:0]	0	0	0	0	0	0	0	0x00004000
R43092 (0xA854)	EQ2_GAIN1	0	0	0			B4_GAIN B2_B4_GAIN			0	0	0			2_B3_GAIN 2_B1_GAIN			0x0C0C0C0C
	EQ2_GAIN2	0	0	0	0	0	0 0	0 0	0	0	0	0	0	0	0 2 B5 GAIN	0	0	0x0000000C
R43100	EQ2_BAND1_COEFF1	U	U		U				EQ2_B1					EQ	LDJ_GAIN	[+.0]		0x03FE0FC8
(0xA85C) R43104	EQ2 BAND1 COEFF2	0	0	0	0	0	0	0	EQ2_B1	_A [15:0]	0	0	0	0	0	0	0	0x00000B75
(0xA860) R43108	EQ2_BAND1_COLITZ	0	0	0	0	0	0	0	EQ2_B1		0	0	0	0	0	0	0	
N43100	LGZ_DANDI_PG	U	v	U	U	1 0	U	L		PG [15:0]	U		U	U	_ U	U		0x000000E0



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R43112 (0xA868)	EQ2_BAND2_COEFF1					•		•		_B [15:0]		•	•	•				0xF1361EC4
R43116 (0xA86C)	EQ2_BAND2_COEFF2	0	0	0	0	0	0	0	0	0 _C [15:0]	0	0	0	0	0	0	0	0x00000409
R43120 (0xA870)	EQ2_BAND2_PG	0	0	0	0	0	0	0	0 EQ2 B2	0 PG [15:0]	0	0	0	0	0	0	0	0x000004CC
R43124 (0xA874)	EQ2_BAND3_COEFF1								EQ2_B3	_B [15:0]								0xF3371C9B
R43128	EQ2_BAND3_COEFF2	0	0	0	0	0	0	0	0 0	_A [15:0] 0	0	0	0	0	0	0	0	0x0000040B
(0xA878) R43132 (0xA87C)	EQ2_BAND3_PG	0	0	0	0	0	0	0	0	_C [15:0]	0	0	0	0	0	0	0	0x00000CBB
R43136	EQ2_BAND4_COEFF1								EQ2_B4	_ ` '								0xF7D916F8
(0xA880) R43140	EQ2_BAND4_COEFF2	0	0	0	0	0	0	0	0	_A [15:0]	0	0	0	0	0	0	0	0x0000040A
(0xA884) R43144 (0xA888)	EQ2_BAND4_PG	0	0	0	0	0	0	0	0	_C [15:0]	0	0	0	0	0	0	0	0x00001F14
R43148 (0xA88C)	EQ2_BAND5_COEFF1								EQ2_B4 EQ2_B5	_B [15:0]								0x0563058C
R43156 (0xA894)	EQ2_BAND5_PG	0	0	0	0	0	0	0	0	0 CO (45.0)	0	0	0	0	0	0	0	0x00004000
R43160	EQ3_GAIN1	0	0	0		EQ	3_B4_GAIN	[4:0]	EQ2_B5_	PG [15:0]	0	0		EQ	3_B3_GAIN	[4:0]		0x0C0C0C0C
(0xA898)	- CAINO	0	0	0	•		3_B2_GAIN			0	0	0	_		3_B1_GAIN	<del></del>		0.0000000
R43164 (0xA89C)	EQ3_GAIN2	0	0	0	0	0	0	0	0	0	0	0	0	0 EQ:	0 3_B5_GAIN	[4:0]	0	0x0000000C
R43168 (0xA8A0)	EQ3_BAND1_COEFF1					I				_B [15:0] _A [15:0]		ļ						0x03FE0FC8
R43172 (0xA8A4)	EQ3_BAND1_COEFF2	0	0	0	0	0	0	0	0 EQ3 B1	0 C [15:0]	0	0	0	0	0	0	0	0x00000B75
R43176 (0xA8A8)	EQ3_BAND1_PG	0	0	0	0	0	0	0	0	0 PG [15:0]	0	0	0	0	0	0	0	0x000000E0
R43180 (0xA8AC)	EQ3_BAND2_COEFF1								EQ3_B2	_B [15:0]								0xF1361EC4
R43184 (0xA8B0)	EQ3_BAND2_COEFF2	0	0	0	0	0	0	0	0 EQ3 B2	0 C [15:0]	0	0	0	0	0	0	0	0x00000409
R43188 (0xA8B4)	EQ3_BAND2_PG	0	0	0	0	0	0	0	0 EQ3_B2	0 PG [15:0]	0	0	0	0	0	0	0	0x000004CC
R43192 (0xA8B8)	EQ3_BAND3_COEFF1									_B [15:0] _A [15:0]								0xF3371C9B
R43196 (0xA8BC)	EQ3_BAND3_COEFF2	0	0	0	0	0	0	0	0 EQ3 B3	0 C [15:0]	0	0	0	0	0	0	0	0x0000040B
R43200 (0xA8C0)	EQ3_BAND3_PG	0	0	0	0	0	0	0	0 EQ3_B3_	0 PG [15:0]	0	0	0	0	0	0	0	0x00000CBB
R43204 (0xA8C4)	EQ3_BAND4_COEFF1									_B [15:0] A [15:0]								0xF7D916F8
R43208 (0xA8C8)	EQ3_BAND4_COEFF2	0	0	0	0	0	0	0	0 EQ3 B4	0 C [15:0]	0	0	0	0	0	0	0	0x0000040A
R43212 (0xA8CC)	EQ3_BAND4_PG	0	0	0	0	0	0	0	0 EQ3_B4	0 PG [15:0]	0	0	0	0	0	0	0	0x00001F14
R43216 (0xA8D0)	EQ3_BAND5_COEFF1									_B [15:0]								0x0563058C
R43224	EQ3_BAND5_PG	0	0	0	0	0	0	0	0	_A [15:0]	0	0	0	0	0	0	0	0x00004000
(0xA8D8) R43228	EQ4_GAIN1	0	0	0			4_B4_GAIN		EQ3_B5_	PG [15:0]	0	0			4_B3_GAIN			0x0C0C0C0C
(0xA8DC) R43232	EQ4_GAIN2	0	0	0	0	0	4_B2_GAIN 0	0	0	0	0	0	0	0	4_B1_GAIN 0	0	0	0x0000000C
(0xA8E0) R43236	EQ4_BAND1_COEFF1	0	0	0	0	0	0	0	0 EQ4_B1	0 _B [15:0]	0	0		EQ4	4_B5_GAIN	[4:0]		0x03FE0FC8
(0xA8E4) R43240	EQ4_BAND1_COEFF2	0	0	0	0	0	0	0	0	_A [15:0] 0	0	0	0	0	0	0	0	0x00000B75
(0xA8E8) R43244	EQ4_BAND1_PG	0	0	0	0	0	0	0	EQ4_B1	_C [15:0]	0	0	0	0	0	0	0	0x000000E0
(0xA8EC) R43248	EQ4_BAND2_COEFF1									PG [15:0] _B [15:0]						•	•	0xF1361EC4
(0xA8F0) R43252	EQ4 BAND2 COEFF2	0	0	0	0	0	0	0		_A [15:0]	0	0	0	0	0	0	0	0x00000409
(0xA8F4) R43256		0	0	0		0	0	0		_C [15:0]	0	0	0	0		0		0x00000409
(0xA8F8)	EQ4_BAND2_PG	U	<u> </u>	U	0	U	I <sup>U</sup>	l u	EQ4_B2_	PG [15:0]	U	l <sup>U</sup>	U	U	0	I U	0	
R43260 (0xA8FC)	EQ4_BAND3_COEFF1									_B [15:0] _A [15:0]								0xF3371C9B



Register	Name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Default
R43264	EQ4_BAND3_COEFF2	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	0	0	0	0x0000040B
(0xA900) R43268	EQ4 BAND3 PG	0	0	0	0	0	0	0	EQ4_B3	_C [15:0]	0	0	0	0	0	0	0	0x00000CBB
(0xA904)			ľ	•	· ·			J	EQ4_B3_	PG [15:0]			Ů	ľ				
R43272 (0xA908)	EQ4_BAND4_COEFF1									_B [15:0] _A [15:0]								0xF7D916F8
R43276 (0xA90C)	EQ4_BAND4_COEFF2	0	0	0	0	0	0	0	0 FO4 R4	0 C [15:0]	0	0	0	0	0	0	0	0x0000040A
R43280 (0xA910)	EQ4_BAND4_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00001F14
R43284	EQ4_BAND5_COEFF1								EQ4_B4_ EQ4_B5	_B [15:0]								0x0563058C
(0xA914) R43292	EQ4 BAND5 PG	0	0	0	0	0	0	0	EQ4_B5	_A [15:0]	0	0	0	0	0	0	0	0x00004000
(0xA91C) R43568	LHPF_CONTROL1	0	0	0	0	0	0	0	EQ4_B5_	PG [15:0]	0	0	0	0	0	0	T 0	0x00000000
(0xAA30)	_	0	0	0	0	0	0	0	0	0	0	0	0	LHPF4_EN	LHPF3_EN	LHPF2_EN	LHPF1_EN	
R43572 (0xAA34)	LHPF_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0 LHPF4_	0 LHPF3_	0 LHPF2_	0 LHPF1_	0x00000000
R43576	LHPF1_COEFF	0	0	0	0	0	0	0	0	0	0	0	0	MODE 0	MODE 0	MODE 0	MODE 0	0x00000000
(0xAA38) R43580	LHPF2 COEFF	0	0	0	0	0	0	0	LHPF1_C0	DEFF [15:0] 0	0	0	0	0	0	0	0	0x00000000
(0xAA3C)	_								LHPF2_C0	DEFF [15:0]								
R43584 (0xAA40)	LHPF3_COEFF	0	0	0	0	0	0	0	0 LHPF3_C0	0 DEFF [15:0]	0	0	0	0	0	0	0	0x00000000
R43588 (0xAA44)	LHPF4_COEFF	0	0	0	0	0	0	0	0 LHPF4_C0	0 DEFF [15:0]	0	0	0	0	0	0	0	0x00000000
R43776 (0xAB00)	DRC1_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DRC1L	0 DRC1R	0x00000000
R43780	DRC1 CONTROL2	0	DRC1 A		U	0		OCY [3:0]	U	0	0	0		1 MINGAIN		EN -	XGAIN [1:0]	0x49130018
(0xAB04)	DICT_CONTROL2			GIG_DET_R	MS [4:0]		DRC1_SIG	3_DET_PK :0]	DRC1 NG EN	DRC1_ SIG_DET	DRC1_ SIG_DET	DRC1_ KNEE2	DRC1_QR		0	0	0	0.49130016
R43784	DRC1 CONTROL3	0	0	0	0	0	0	0	0	MODE 0	0	OP_EN 0	0	0	0	0	0	0x00000018
(0xAB08)	_		RC1_NG_N		0]				R_THR [1:0]	_			I_HI_COMI			1_LO_COM	IP [2:0]	
R43788 (0xAB0C)	DRC1_CONTROL4	0	0	0			1_KNEE2_I EE1_IP [5:0			0	0	0			_KNEE2_C _KNEE1_C	OP [4:0]		0x00000000
R43796 (0xAB14)	DRC2_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DRC2L	0 DRC2R	0x00000000
R43800	DRC2 CONTROL2		DRC2_A	TK [3:0]			DRC2_I	DCY [3:0]		0	0	0	DRC	2_MINGAIN	N [2:0]	EN DRC2_MA	EN XGAIN [1:0]	0x49130018
(0xAB18)	_		DRC2_S	SIG_DET_R	MS [4:0]	•		3_DET_PK :0]	DRC2_ NG_EN	DRC2_ SIG_DET_	DRC2_ SIG_DET	DRC2_ KNEE2_	DRC2_QR	DRC2_ ANTICLĪP	0	0	0	
R43804	DRC2_CONTROL3	0	0	0	0	0	0	0	0	MODE 0	0	OP_EN 0	0	0	0	0	0	0x00000018
(0xAB1C) R43808	DRC2_CONTROL4	0 0	RC2_NG_N 0	IINGAIN [3:	0]		EXP [1:0] KNEE2 I		R_THR [1:0]	DRC2_QF	R_DCY [1:0] 0	DRC2	2_HI_COMI		DRC2	2_LO_COM	IP [2:0]	0x00000000
(0xAB20)	_	0	0		0	DRC2_KNE	EE1_IP [5:0	]	1 0	0	0	0		DRC2	KNEE1_C	OP [4:0]		
R45056 (0xB000)	TONE_GENERATOR1	0	0 TO	0 NE_RATE [	0 4:0]	0	0	0 TONE_OF	0 FSET [1:0]	0	0	TONE2_	TONE1_	0	0	TONE2_ EN	TONE1_	0x00000000
R45060	TONE_GENERATOR2	0	0	0	0	0	0	0	0			OVD	OVD TONE1_L	VL [23:16]		EIN	EN	0x00100000
(0xB004) R45064	TONE_GENERATOR3	0	0	0	0	0	0	0	TONE1_I	LVL [15:0]			TONE2_L	VL [23:16]				0x00100000
(0xB008) R46080	Comfort Noise	0	0	0	0	0	0	0	TONE2_	LVL [15:0] 0	0	0	0	0	0	0	0	0x00000000
	Generator			_GEN_RAT		<u>.                                      </u>	0	0	0	0	0	NOISE_ GEN_EN			E_GEN_GA		<u>.                                      </u>	3.0000000
R49152 (0xC000)	PWM_Drive_1	0	0	0 /M DATE (	0	0	0	0	0	0	0	0	0	0	0	0	0 ID\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0x00000000
	DWM Drive 2	^		/M_RATE [4				/_CLK_SEI		0	0	PWM2_ OVD	PWM1_ OVD	0	0	_	PWM1_EN	
R49156 (0xC004)	PWM_Drive_2	0	0	0	0	0	0	0	0	0	0	0 PWM1_I		0	0	0	0	0x00000100
R49160 (0xC008)	PWM_Drive_3	0	0	0	0	0	0	0	0	0	0	0 PWM2_	0 LVL [9:0]	0	0	0	0	0x00000100
R51716 (0xCA04)	ANC_L_CTRL_2	0	0	0	0	0	0	0	0	0	0	0 0	0	0 ANC 1 1	0 MIC SRC	0	0	0x00000004
R94224	DSP1 XM SRAM	0	0	0	0	0	0	0	0	0	0	0	0		:0] 0	0	0	0x00000000
	DSP1_XM_SRAW_ IBUS_SETUP_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ XM_ SRAM_ IBUS E	DSP1_ XM_ SRAM_ IBUS_O	0.0000000000
																EXT_N_1	EXT_N_1	



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R94228	DSP1_XM_SRAM_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
	IBUS_SETUP_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ XM_ SRAM_ IBUS_E_ EXT_N_2		
R94232 (0x17018)	DSP1_XM_SRAM_ IBUS_SETUP_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ XM_ SRAM_ IBUS_E_ EXT_N_3	DSP1_ XM_ SRAM_ IBUS_O EXT_N_3	0x00000000
R94236 (0x1701C)	DSP1_XM_SRAM_ IBUS_SETUP_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP1_ XM_ SRAM_ IBUS_E_ EXT_N_4	DSP1_ XM_ SRAM_ IBUS O	0x00000000
	DSP1_XM_SRAM_ IBUS_SETUP_5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N 5	DSP1_XM_SRAM_IBUS_O_EXT_N_5	0x00000000
R94244 (0x17024)	DSP1_XM_SRAM_ IBUS_SETUP_6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ XM_ SRAM_ IBUS_E_ EXT_N_6	0 DSP1_ XM_ SRAM_ IBUS O	0x00000000
	DSP1_XM_SRAM_ IBUS_SETUP_7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_7	DSP1_XM_SRAM_IBUS_O_EXT_N_7	0x00000000
R94252 (0x1702C)	DSP1_XM_SRAM_ IBUS_SETUP_8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ XM_ SRAM_ IBUS_E_ EXT_N_8	DSP1_ XM_ SRAM_ IBUS_O_ EXT_N_8	0x00000000
	DSP1_XM_SRAM_ IBUS_SETUP_9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N 9	DSP1_XM_SRAM_IBUS_O_EXT_N 9	0x00000000
R94260 (0x17034)	DSP1_XM_SRAM_ IBUS_SETUP_10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_10	0 DSP1_ XM_ SRAM_ IBUS O_ EXT N 10	0x00000000
R94264 (0x17038)	DSP1_XM_SRAM_ IBUS_SETUP_11	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ XM_ SRAM_ IBUS E	0 DSP1_ XM_ SRAM	0x00000000
R94272 (0x17040)	DSP1_YM_SRAM_ IBUS_SETUP_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ YM_ SRAM_ IBUS_E_ EXT_N_1	0 DSP1_ YM_ SRAM_ IBUS O	0x00000000
R94276 (0x17044)	DSP1_YM_SRAM_ IBUS_SETUP_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ YM_ SRAM_ IBUS E	0 DSP1_ YM_ SRAM	0x00000000
R94280 (0x17048)	DSP1_YM_SRAM_ IBUS_SETUP_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ YM_ SRAM_ IBUS E	DSP1_ YM_ SRAM	0x00000000
(0x1704C)	DSP1_YM_SRAM_ IBUS_SETUP_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ YM_ SRAM_ IBUS E	0 DSP1_ YM_ SRAM	0x00000000
	DSP1_YM_SRAM_ IBUS_SETUP_5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ YM_ SRAM_ IBUS_E_ EXT_N_5	0 DSP1_ YM_ SRAM_ IBUS_O_ EXT_N_5	0x00000000



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R94292	DSP1_YM_SRAM_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
,	IBUS_SETUP_6	0	0	0	0	0	0	0	0	0	0	0	0	0	0		DSP1_ YM_ SRAM_ IBUS_O_ EXT_N_6	
R94300 (0x1705C)	DSP1_PM_SRAM_ IBUS_SETUP_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ PM_ SRAM_ IBUS_E_ EXT_N_1	DSP1_ PM_ SRAM_ IBUS_O_ EXT_N_1	0x00000000
R94304 (0x17060)	DSP1_PM_SRAM_ IBUS_SETUP_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ PM_ SRAM_ IBUS_E_ EXT_N_2	0 DSP1_ PM_ SRAM_ IBUS_O EXT_N_2	0x00000000
R94308 (0x17064)	DSP1_PM_SRAM_ IBUS_SETUP_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ PM_ SRAM_ IBUS_E_ EXT_N_3	DSP1_ PM_ SRAM_ IBUS_O_ EXT_N_3	0x00000000
(0x17068)	DSP1_PM_SRAM_ IBUS_SETUP_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ PM_ SRAM_ IBUS_E EXT_N_4	DSP1_ PM_ SRAM_ IBUS_O EXT_N_4	0x00000000
(0x1706C)	DSP1_PM_SRAM_ IBUS_SETUP_5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ PM_ SRAM_ IBUS_E_ EXT_N_5		0x00000000
R95584 (0x17560)	FLL_DSP_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 FLL2_ DSPCLK_ SEL	0 FLL1_ DSPCLK_ SEL	0x00000003
R95616 (0x17580)	CIF_PAD_CTRL1	0	0	0	0	0	0	0	0 SPI_I2C_ MST_SEL	0	0	0	1	0	0	0	1	0x00000111
R98308 (0x18004)	IRQ1_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 IRQ1 STS	0x00000000
R98320 (0x18010)	IRQ1_EINT_1	0	0	0	0 DSPCLK_ ERR_ EINT1	0 ASYNCCL K_ERR_ EINT1	0 SYSCLK_ ERR_ EINT1	0	0 SYSCLK_ FAIL_ EINT1	0	0	0	0 MICB_SC_ EINT1	0	0	OUT1L_ SC_EINT1 0	0	0x00000000
R98324 (0x18014)	IRQ1_EINT_2	0	0	0	0	0	0	0	0	0	0	0	0	0 BOOT_ DONE_ EINT1	0	0	0	0x00000000
R98328 (0x18018)	IRQ1_EINT_3	0	0	0	0	0	0	0 OUT1L_ DISABLE_ DONE_ EINT1	0	0	0	0	0	0	0	0 OUT1L_ ENABLE_ DONE_ EINT1	0	0x00000000
R98336 (0x18020)	IRQ1_EINT_5	0	0	0	0	0	0	0	0	0	0	INPUTS_ SIG_DET_ FALL_ EINT1	INPUTS_ SIG_DET_ RISE_ EINT1	DRC2_ SIG_DET_ FALL_ EINT1	DRC2_ SIG_DET_ RISE_ EINT1	DRC1_ SIG_DET_ FALL_ EINT1	DRC1_ SIG_DET_ RISE_ EINT1	0x00000000
R98340 (0x18024)	IRQ1_EINT_6	0	0	0	0	0	0	0 FLL2_ REF_ LOST_ EINT1	0 FLL1_ REF_ LOST_ EINT1	0	0	0	0	0 FLL2_LOCK_FALL_EINT1	0 FLL2_ LOCK_ RISE_ EINT1	0 FLL1_ LOCK_ FALL_ EINT1	0 FLL1_ LOCK_ RISE_ EINT1	0x00000000
R98344 (0x18028)	IRQ1_EINT_7	0	0	0	0	0	0	0	0	0	0	DSP1_ MPU_ ERR_ EINT1	DSP1_ WDT_ EXPIRE_ EINT1	DSP1_ IHB_ERR_ EINT1	DSP1_ AHB_ SYS_ ERR_ EINT1	DSP1_ AHB_ PACK_ ERR_ EINT1	DSP1_ NMI_ERR_ EINT1	0x00000000
R98352 (0x18030)	IRQ1_EINT_9	MCU HWERR IRQ OUT EINT1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0 DSP1_IRQ3	0 0 DSP1_IRQ2	0 0 DSP1_IRQ1	0 0 DSP1_IRQ0	0x00000000
R98356 (0x18034)	IRQ1_EINT_10	0	0	0	0	0	0	0	0	0	0	LSRC2_ LOCK_ FALL_ EINT1	LSRC2_ LOCK_ RISE_ EINT1	ASRC1_ IN2_ LOCK_ FALL_ EINT1	ASRC1_ IN2_ LOCK_ RISE_ EINT1	ASRC1_ IN1_ LOCK_ FALL_ EINT1	ASRC1_ IN1_ LOCK_ RISE_ EINT1	0x00000000
		0	0	LSRC3_ LOCK_ FALL_ EINT1	LSRC3_ LOCK_ RISE_ EINT1	0	0	0	0	0	0	0	0	0	0	0	0	



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R98360 (0x18038)	IRQ1_EINT_11	GPIO8_ FALL_ EINT1	GPIO8_ RISE_ EINT1	GPIO7_ FALL_ EINT1	GPIO7_ RISE_ EINT1	GPIO6_ FALL_ EINT1	GPIO6_ RISE_ EINT1	GPIO5_ FALL_ EINT1	GPIO5_ RISE_ EINT1	GPIO4_ FALL EINT1	GPIO4_ RISE_ EINT1	GPIO3_ FALL_ EINT1	GPIO3_ RISE_ EINT1	GPIO2_ FALL_ EINT1	GPIO2_ RISE_ EINT1	GPIO1_ FALL_ EINT1	GPIO1_ RISE_ EINT1	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98364 (0x1803C)	IRQ1_EINT_12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENT1_ FULL_ EINT1	0x00000000
R98368	IDO1 FINT 12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x18040)	IRQ1_EINT_13	0	0	0	0	0	0	0	0	0	0	0	0	DSP1	0	DSP1	DSP1	0000000000
														TRB TACK ERR EINT1		MIPS_ PROF1_ DONE_ EINT1	MIPS_ PROF0_ DONE_ EINT1	
R98376	IRQ1_EINT_15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x18048)		0	0	I2C2_ BLOCK_ EINT1	I2C2_ DONE_ EINT1	0	0	0	0	0	0	0	0	SPI2_ STALLING _EINT1	SPI2_ BLOCK_ EINT1	0	SPI2_ DONE_ EINT1	
R98384 (0x18050)	IRQ1_EINT_17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER2_ EINT1	TIMER1_ EINT1	0x00000000
(0x10000)		GPIO12_ FALL_ EINT1	GPIO12_ RISE_ EINT1	GPIO11_ FALL_ EINT1	GPIO11_ RISE_ EINT1	GPIO10_ FALL_ EINT1	GPIO10_ RISE_ EINT1	GPIO9_ FALL EINT1	GPIO9_ RISE_ EINT1	0	0	0	0	0	0	0	0	
R98388	IRQ1_EINT_18	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x18054)		0	0	0	0	0	0	0	0	0	0	0	0	TIMER_ ALM1_ CH4_ EINT1	TIMER_ ALM1_ CH3_ EINT1	TIMER_ ALM1_ CH2_ EINT1	TIMER_ ALM1_ CH1_ EINT1	
R98448 (0x18090)	IRQ1_STS_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L_ SC_STS1	0	0x00000000
(0x16090)		0	0	0	DSPCLK_ ERR_ STS1	ASYNCCL K_ERR_ STS1	SYSCLK_ ERR_ STS1	0	0	0	0	0	0	0	0	0	0	
R98456	IRQ1_STS_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x18098)		0	0	0	0	0	0	OUT1L_ DISABLE_ DONE_ STS1	0	0	0	0	0	0	0	OUT1L_ ENABLE_ DONE_ STS1	0	
R98464 (0x180A0)	IRQ1_STS_5	0	0	0	0	0	0	0	0	0	0	0	INPUTS_ SIG_DET_ STS1	0	DRC2_ SIG_DET_ STS1	0	DRC1_ SIG_DET_ STS1	0x00000000
D00400	IDO4 OTO O	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.00000000
R98468 (0x180A4)	IRQ1_STS_6	0	0	0	0	0	0	FLL2_ REF_ LOST_ STS1	FLL1_ REF_ LOST_ STS1	0	0	0	0	0	FLL2 LOCK_ STS1	0	FLL1_ LOCK_ STS1	0x00000000
R98472 (0x180A8)	IRQ1_STS_7	0	0	0	0	0	0	0	0	0	0	0	DSP1_ WDT_ EXPIRE_ STS1	0	DSP1_ AHB_ SYS_ ERR_ STS1	DSP1_ AHB_ PACK_ ERR_ STS1	DSP1_ NMI_ERR_ STS1	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98480 (0x180B0)	IRQ1_STS_9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
, ,	1004 070 40	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ IRQ3_ STS1	DSP1_ IRQ2_ STS1	DSP1_ IRQ1_ STS1	DSP1_ IRQ0_ STS1	0.0000000
R98484 (0x180B4)	IRQ1_STS_10	0	0	0	0	0	0	0	0	0	0	0	LSRC2_ LOCK_ STS1	0	ASRC1_ IN2_ LOCK_ STS1	0	ASRC1_ IN1_ LOCK_ STS1	0x00000000
		0	0	0	LSRC3_ LOCK_ STS1	0	0	0	0	0	0	0	0	0	0	0	0	
R98488 (0x180B8)	IRQ1_STS_11	0	GPIO8_ STS1	0	GPIO7_ STS1	0	GPIO6_ STS1	0	GPIO5_ STS1	0	GPIO4_ STS1	0	GPIO3_ STS1	0	GPIO2_ STS1	0	GPIO1_ STS1	0x00000000
,		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98492 (0x180BC)	IRQ1_STS_12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENT1_ FULL_ STS1	0x00000000
R98512	IRQ1 STS 17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x180D0)		0	GPIO12_	0	GPIO11	0	GPIO10	0	GPIO9	0	0	0	0	0	0	0	0	37.0000000
R98576 (0x18110)	IRQ1_MASK_1	0	STS1 0	0	STS1 0	0	STS1 0	0	STS1 <sup>-</sup>	0	0	0	0	0	0	OUT1L_ SC_ MASK1	0	0x00021F10
		0	0	0	DSPCLK_ ERR_ MASK1	ASYNCCL K_ERR_ MASK1	SYSCLK_ ERR_ MASK1	1	SYSCLK_ FAIL_ MASK1	0	0	0	MICB_SC_ MASK1	0	0	0	0	
R98580	IRQ1 MASK 2	0	0	0	MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0x00000004
(0x18114)		0	0	0	0	0	0	0	0	0	0	0	0	BOOT_ DONE_ MASK1	1	0	0	
R98584 (0x18118)	IRQ1_MASK_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000202
(0110110)		0	0	0	0	0	0	OUT1L DISABLE_ DONE_ MASK1	0	0	0	0	0	0	0	OUT1L_ ENABLE_ DONE_ MASK1	0	



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R98592 (0x18120)	IRQ1_MASK_5	0	0	0	0	0	0	0	0	0	0	INPUTS_ SIG_DET_ FALL_ MASK1	INPUTS	DRC2_ SIG_DET_ FALL_ MASK1	DRC2 SIG_DET_ RISE_ MASK1	DRC1_ SIG_DET_ FALL_ MASK1	DRC1_ SIG_DET_ RISE_ MASK1	0x003F0000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98596	IRQ1_MASK_6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000030F
(0x18124)		0	0	0	0	0	0	FLL2_ REF_ LOST_ MASK1	FLL1_ REF_ LOST_ MASK1	0	0	0	0	FLL2_ LOCK_ FALL_ MASK1	FLL2_ LOCK_ RISE_ MASK1	FLL1_ LOCK_ FALL_ MASK1	FLL1_ LOCK_ RISE_ MASK1	
R98600 (0x18128)	IRQ1_MASK_7	0	0	0	0	0	0	0	0	0	0	DSP1_ MPU_ ERR_ MASK1	DSP1_ WDT_ EXPIRE_ MASK1	DSP1_ IHB_ERR_ MASK1	DSP1_ AHB_ SYS_ ERR_ MASK1	DSP1_ AHB_ PACK_ ERR_ MASK1	DSP1_ NMI_ERR_ MASK1	0x003F0000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98608 (0x18130)	IRQ1_MASK_9	MCU HWERR IRQ_OUT_ MASK1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0xFF00000F
R98612	IDO4 MASK 40	0	0	0	0	0	0	0	1	0	0	0	0	DSP1_ IRQ3_ MASK1 ASRC1_	DSP1_ IRQ2_ MASK1 ASRC1_	DSP1_ IRQ1_ MASK1 ASRC1_	DSP1_ IRQ0_ MASK1 ASRC1_	0x013F3000
(0x18134)	IRQ1_MASK_10								·			LSRC2_ LOCK_ FALL_ MASK1	LSRC2_ LOCK_ RISE_ MASK1	IN2 LOCK_ FALL_ MASK1	IN2 LOCK_ RISE_ MASK1	IN1 LOCK_ FALL_ MASK1	IN1 LOCK_ RISE_ MASK1	UXU13F3000
		0	0	LSRC3_ LOCK_ FALL_ MASK1	LSRC3_ LOCK_ RISE_ MASK1	0	0	0	0	0	0	0	0	0	0	0	0	
R98616 (0x18138)	IRQ1_MASK_11	GPIO8_ FALL_ MASK1	GPIO8_ RISE_ MASK1	GPIO7_ FALL_ MASK1	GPIO7_ RISE_ MASK1	GPIO6_ FALL_ MASK1	GPIO6_ RISE_ MASK1	GPIO5_ FALL_ MASK1	GPIO5_ RISE_ MASK1	GPIO4_ FALL_ MASK1	GPIO4_ RISE_ MASK1	GPIO3_ FALL_ MASK1	GPIO3_ RISE_ MASK1	GPIO2_ FALL_ MASK1	GPIO2_ RISE_ MASK1	GPIO1_ FALL_ MASK1	GPIO1_ RISE_ MASK1	0xFFFF0000
R98620 (0x1813C)	IRQ1_MASK_12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENT1_ FULL_ MASK1	0x00010000
R98624	IRQ1_MASK_13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000000B
(0x18140)	INQT_MAGN_10	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ TRB_ STACK_ ERR_ MASK1	0	DSP1_ MIPS_ PROF1_ DONE_ MASK1	DSP1_ MIPS_ PROF0_ DONE_ MASK1	000000000
R98632	IRQ1_MASK_15	0	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0x6700300F
(0x18148)		0	0	I2C2_ BLOCK_ MASK1	I2C2_ DONE_ MASK1	0	0	0	0	0	0	0	0	SPI2_ STALLING _MASK1	SPI2_ BLOCK_ MASK1	1	SPI2_ DONE_ MASK1	
R98640 (0x18150)	IRQ1_MASK_17	GPIO12_ FALL_	GPIO12_ RISE_	GPIO11_ FALL	GPIO11_ RISE_ MASK1	GPIO10_ FALL_	GPIO10_ RISE_	GPIO9_ FALL_	GPIO9_ RISE_	0	0	0	0	0	0	TIMER2_ MASK1	TIMER1_ MASK1 0	0x0003FF00
R98644	IRQ1_MASK_18	MASK1	MASK1 0	MASK1 0	MASK1 0	MASK1 0	MASK1 0	MASK1 0	MASK1 0	0	0	0	0	0	0	0	0	0x0000000F
(0x18154)		0	0	0	0	0	0	0	0	0	0	0	0	TIMER_ ALM1_ CH4_ MASK1	TIMER_ ALM1_ CH3_ MASK1	TIMER_ ALM1_ CH2_ MASK1	TIMER_ ALM1_ CH1_ MASK1	
R98872 (0x18238)	IRQ1_EDGE_11	GPIO8_ FALL_ EDGE1	GPIO8_ RISE_ EDGE1	GPIO7_ FALL_ EDGE1	GPIO7_ RISE_ EDGE1	GPIO6_ FALL_ EDGE1	GPIO6_ RISE_ EDGE1	GPIO5_ FALL_ EDGE1	GPIO5_ RISE_ EDGE1	GPIO4_ FALL_ EDGE1	GPIO4_ RISE_ EDGE1	GPIO3_ FALL_ EDGE1	GPIO3_ RISE_ EDGE1	GPIO2_ FALL_ EDGE1	GPIO2_ RISE_ EDGE1	GPIO1_ FALL_ EDGE1	GPIO1_ RISE_ EDGE1	0xFFFF0000
R98896	IRQ1_EDGE_17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000FF00
(0x18250)		GPIO12_ FALL_ EDGE1	GPIO12_ RISE_ EDGE1	GPIO11_ FALL_ EDGE1	GPIO11_ RISE_ EDGE1	GPIO10_ FALL_ EDGE1	GPIO10_ RISE_ EDGE1	GPIO9_ FALL_ EDGE1	GPIO9_ RISE_ EDGE1	0	0	0	0	0	0	0	0	
R102400 (0x19000)	SW_TRIGGER_MSTR1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 MSTR1_ TRIG0	0x00000000
R1048576 (0x100000)	I2C2_CONFIG1	0	0	0	0	0	0	0	0	0	0	0	0	0		0 CL_FREQ_		0x00000000
R1048580 (0x100004)	l2C2_CONFIG2	0	0	0	0	0	0	0	0	0	0 I2C2_SLV_	0 ADDR [9:0]	0	0	0	0	I2C2_ ADDR_ MODE	0x00000000
R1048584 (0x100008)	I2C2_CONFIG3	0	0	0	0	0	0	0	0	0	0	0	0	0 I2C2_ NACK_ RESPONS E	0 I2C2_ SCL_ MON_EN	0 I2C2_ RPT_ START	0 I2C2 START_ BYTE_EN	0x00000004
R1048588	I2C2_CONFIG4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x10000C) R1048592	I2C2 CONFIG5	0	0	0	0	0	0	0	0	12C2_	ARBIT_RE	TRY_COUN	iT [9:0]	I 0	I 0	0	I2C2 ARBIT RETRY	0x0000000D
(0x100010)		0	0	0	0	0	0	0	0	0	0	0	Ť		Γ_DUR [3:0]		I2C2_ WDT_EN	57000000D



	_								wap									ı
Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1048704 (0x100080)	I2C2_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x100000)		0	U	U	U	U	U	0	0	0	0	0	0	U	I2C2_ WDT_ TIMEOUT_ STS	I2C2_ ARBIT_ LOST_ STS	I2C2_ NACK_ STS	
R1048832	I2C2_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x100100)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	I2C2_ START	
R1048836	I2C2_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x100104)		0	0	0	0	0	0	0	I2C2_ BUF_ RESET	0	0	0	0	0	0	0	I2C2 ABORT	
R1048840 (0x100108)	I2C2_CONFIG6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_ [:	ORD_SIZE 1:0]	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	I2C2_ READ_ WRITE_ SEL	
R1048844 (0x10010C)	I2C2_CONFIG7	0	0	0	0	0	0	0	0 2C2 TX LE	0 NGTH [15:	0	0		I2C2_T	X_LENGTH	[20:16]		0x00000000
R1048848 (0x100110)	I2C2_CONFIG8	0	0	0	0	0	0	0	0 2C2_RX_LE	0	0	0		12C2_F	X_LENGTH	1 [20:16]		0x00000000
R1048852 (0x100114)	I2C2_CONFIG9	0	0	0	0	0	0	0	0	0	0	0	0 C2 TX BLC	0	0	0	0	0x00000010
R1048856	I2C2 CONFIG10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000010
(0x100118)		0	0	0	0	0	0	0	0				C2_RX_BLC				<del>-</del>	
R1048860 (0x10011C)	I2C2_CONTROL3	0	0	0	0	0	0	0	0	0	0	0	0 I2C2 RX	0	0	0	0 I2C2 TX	0x00000000
													DONE _				DONE -	
R1049088 (0x100200)	I2C2_STATUS2	0	0	0	0	0	0	0	I2C2	0	0	0	0 I2C2_RX_	0	0	0	0 I2C2_TX_	0x00000000
R1049092	IOCO CTATLICO	0	0	0	0	0	0	0	BUSY_ STS_	0	0	0	REQŪEST	IOCO D	YTE COUN	T [20-16]	REQÜEST	0x00000000
(0x100204)	I2C2_STATUS3							12	C2_BYTE_	COUNT [15	5:0]							
R1049096 (0x100208)	I2C2_STATUS4	0	0	0	0	0	0	0	0 REFCLK I	0 EREO STS	0	0	0	0	0	0	I2C2 REFCLK_ LOW	0x00000000
R1049104	I2C2_TX1				I2C2_TX_I	BYTE4 [7:0]					[]		I2C2_TX_E	3YTE3 [7:0]				0x00000000
(0x100210)	_					BYTE2 [7:0]							I2C2_TX_E					
R1049108 (0x100214)	I2C2_RX1					BYTE4 [7:0]							I2C2_RX_E					0x00000000
R1067008	SPI2 SPI CLK	0	0	0	0	BYTE2 [7:0] 0	0	0	0	0	0	0	12C2_RX_E	0:// 0.1148	0	0	0	0x00000000
(0x104800)	CONFIG	0	0	0	0	0	0	0	0	0	0	, ·			REQ SEL		Ů	0.000000000
R1067020 (0x10480C)		0	0	0	0	0	0	0 SPI	0 I2 SCLK FI	0 REQ STS [	0 15:0]	0	0	0	0	0	0	0x00000000
R1067024	SPI2_SPI_CONFIG1	0	0	0	0	S	PI2_SS_ID	LE_DUR [3		0	0	0	0	SF	PI2_SS_DEI	LAY_DUR	[3:0]	0x00000000
(0x104810)		0	0	0	0	0	0	0	SPI2_ 3WIRE	0	SPI2 DPHĀ	SPI2 CPHĀ	SPI2_ CPOL	0	SPI	2_SS_SEL	[2:0]	
R1067028 (0x104814)	SPI2_SPI_CONFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 SPI2 SS	0x00000000
R1067044 (0x104824)	SPI2_SPI_CONFIG3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FRC SPI2_ STALL_EN	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R1067056 (0x104830)	SPI2_SPI_CONFIG7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_ DMA_EN	0x00000000
R1067264	SPI2_SPI_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DIMA_EN	0x00000000
(0x104900)	St 12_01 1_0 1741 00 1	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_ DMA_ BLOCK_ DONE_ STS	SPI2_ DMA_ ERR_STS	SPI2 ABORT	SPI2_ DONE_ STS	0.000000000
R1067520 (0x104A00)	SPI2_CONFIG1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 SPI2	0x00000000
R1067524	SPI2 CONFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPIZ_ START	0x00000000
(0x104A04)	OI 12_COINFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_ ABORT	0.0000000000000000000000000000000000000
R1067528 (0x104A08)	SPI2_CONFIG3	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_	WORD_SI		0x00000000
R1067532		0	0	0	0	0	0	0	0	0	0	U			NGTH [21:1		[1.0] טואיכ	0x00000000
(0x104A0C) R1067552		0	0	0	0	0	0	0	SPI2_TX_LE 0	0	0		SI	PI2_RX_LE	NGTH [21:1	16]		0x00000000
(0x104A20) R1067556	SPI2_CONFIG6	0	0	0	0	0	0	0	SPI2_RX_LE	NGTH [15:	0	0	0	0	0	0	0	0x00000000
(0x104A24)	_	0	0	0	0	0	0	0	0	0	0				K_LENGTH			
R1067560 (0x104A28)	SPI2_CONFIG7	0	0	0	0	0	0	0	0	0	0	0	0 SPI2	0 RX BLOC	0 K LENGTH	0	0	0x00000000
- 7	1	i	1									1	J. 12			L - TJ		



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1067564	SPI2_CONFIG8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x104A2C)		0	0	0	0	0	0	0	0	0	0	0	SPI2_RX_ DONE	0	0	0	SPI2_TX_ DONE	
R1067568 (0x104A30)	SPI2_DMA_CONFIG1	0	0	0	0	0	0	0	SPI2_ DMA_ PREAMBL E EN	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0 0	0	0		SPI2_DI	MA_PREAM	MBLE_LENG	TH [5:0]		
	SPI2_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000000
(0x104B00)		0	0	0	0	0	0	0	SPI2_ BUSY_ STS	0	0	0	SPI2_RX_ REQUEST	0	0	0	SPI2_TX_ REQUEST	
R1067780 (0x104B04)	SPI2_STATUS2	0	0	0	0	0	0	0 SPI	0 2 TX BYTE	0 COLINT I	0 15:01		SPI2	_TX_BYTE	_COUNT [2	21:16]		0x00000000
R1067784 (0x104B08)	SPI2_STATUS3	0	0	0	0	0	0	0	0 2_RX_BYTE	0	0		SPI2	_RX_BYTE	_COUNT [2	21:16]		0x00000000
R1067792 (0x104B10)		0	0	0	0	0		SDI2 1	X DMA ST			MA_START_	ADDR [26:1	16]				0x00000000
٠,	SPI2_TX_DMA_ADDR	0	0	0	0	0			12 TX DMA		SPI2_TX	_DMA_ADI	OR [26:16]					0x00000000
R1067804	SPI2_RX_DMA_ START_ADDR	0	0	0	0	0				SI	PI2_RX_DN	MA_START_	ADDR [26:	16]				0x00000000
R1067808	SPI2 RX DMA ADDR	0	0	0	0	0		SPI2_F	RX_DMA_S1	ARI_ADD		DMA ADI	DR [26:16]					0x00000000
(0x104B20)						l I -			I2_RX_DMA	A_ADDR [1	5:0]							
(0x104B2C)	SPI2_TX_DMA_ BLOCK_LEN	0	0	0	0	0	0	0 SPI2_	0 TX_DMA_B	0 LOCK_LEN	0 I [15:0]		SPI2_1	TX_DMA_B	SLOCK_LEN	[21:16]		0x00000000
	SPI2_TX_DMA_BUF_ BLOCK_NUM	0	0	0	0	0	0	0	0	0	0	0 SPI2 TX	0 C DMA BUF	0 BLOCK	0 NUM [7:0]	0	0	0x00000000
	SPI2_TX_DMA_BUF_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
R1067832	BLOCK_CUR  SPI2_RX_DMA_	0	0	0	0	0	0	0	0	0	0	SPI2_TX	DMA_BUF SPI2_F		CUR [7:0] BLOCK_LEN	I [21:16]		0x00000000
, ,	BLOCK_LEN SPI2 RX DMA BUF	0	0	0	0	0	0	SPI2_	RX_DMA_B 0	LOCK_LEN	l [15:0] 0	0	0	0	0	0	0	0x00000000
(0x104B3C)	BLOCK_NUM	0	0	0	0	0	0	0	0			SPI2_RX	C_DMA_BUI	_BLOCK_	NUM [7:0]		1	
R1067840 (0x104B40)	SPI2_RX_DMA_BUF_ BLOCK_CUR	0	0	0	0	0	0	0	0	0	0	0 SPI2 RX	0 C DMA BUI	0 BLOCK	0 CUR [7:0]	0	0	0x00000000
R1068032 (0x104C00)	SPI2_TX_DATA								SPI2_TX_D SPI2_TX_D									0x00000000
R1068544 (0x104E00)	SPI2_RX_DATA								SPI2_RX_D	ATA [31:16	]							0x00000000
R1130496	ALM1 TIMER	0	0	0	0	0	0	0	SPI2_RX_0	DATA [15:0] 0	0	0	0	0	0	0	0	0x00000000
(0x114000)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALM1_ TIMER_ SRC	
R1130528 (0x114020)	ALM1_CONFIG1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0.000000000000000000000000000000000000		0	0	0	0	0	0	0	0	0	0	0	ALM1_ CH1_ CONT	0	0	ALM1_C MOE	H1_TRIG_ E [1:0]	
R1130532	ALM1_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x114024)		ALM1_ CH1_UPD	0	0	0	0	0	0	0	0	0	0	ALM1_ CH1_	0	0	0	ALM1_ CH1_	
R1130536 (0x114028)	ALM1_TRIG_VAL1								M1_CH1_TR				STOP				START	0x00000000
. ,	ALM1 PULSE DUR1								M1_CH1_TF I_CH1_PUL									0x00000000
(0x11402C)			•						1_CH1_PUI			1 0						
R1130544 (0x114030)	ALM1_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALM1_	0x00000000
R1130560	ALM1 CONFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CH1_STS	0x00000000
(0x114040)		0	0	0	0	0	0	0	0	0	0	0	ALM1_ CH2_ CONT	0	0	ALM1_C MOE	H2_TRIG_ DE [1:0]	
R1130564	ALM1_CTRL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x114044)		ALM1_ CH2_UPD	0	0	0	0	0	0	0	0	0	0	ALM1_ CH2_ STOP	0	0	0	ALM1_ CH2_ START	
R1130568	ALM1_TRIG_VAL2		1			1	1		M1_CH2_TR			1		1	1			0x00000000
(0x114048) R1130572	ALM1_PULSE_DUR2								W1_CH2_TF I_CH2_PUL									0x00000000
(0x11404C) R1130576		_	0	Ι ^	I ^	I 0	0	ALM	1_CH2_PUI	SE_DUR	15:0]	Ι ^	Ι Λ			Ι ^	Ι Λ	
	ALM1_STATUS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 ALM1	0x00000000
(0x114050)		U	U	· ·	-										-	ľ		
(0x114050)	ALM1_CONFIG3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CH2_STS 0 H3 TRIG	0x00000000



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1130596 (0x114064)	ALM1_CTRL3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x114004)		ALM1_ CH3_UPD	U	0	0	0	0	0	U	U	0	U	ALM1_ CH3_ STOP	U	0	0	ALM1_ CH3_ START	
R1130600 (0x114068)	ALM1_TRIG_VAL3			•	•					RIG_VAL [3: RIG_VAL [1								0x00000000
R1130604 (0x11406C)	ALM1_PULSE_DUR3							ALM <sup>2</sup>	1_CH3_PUL	SE_DUR[	31:16]							0x00000000
R1130608	ALM1_STATUS3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x114070)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALM1_ CH3_STS	
R1130624 (0x114080)	ALM1_CONFIG4	0	0	0	0	0	0	0	0	0	0	0	0 ALM1_ CH4_ CONT	0	0	0 ALM1_CI MOD	0 H4_TRIG_ E [1:0]	0x00000000
R1130628 (0x114084)	ALM1_CTRL4	0 ALM1_ CH4_UPD	0	0	0	0	0	0	0	0	0	0	0 ALM1_ CH4	0	0	0	0 ALM1_ CH4	0x00000000
	ALM1_TRIG_VAL4	_					<u> </u>	ALM	/ //1_СН4_ТF	RIG_VAL [3	1:16]		STOP				START	0x00000000
(0x114088) R1130636	ALMA DIJLEE DUDA									RIG_VAL [1 .SE DUR [								0x00000000
(0x11408C)	ALM1_PULSE_DUR4									LSE_DUR								0x00000000
R1130640 (0x114090)	ALM1_STATUS4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 ALM1_	0x00000000
R1146880	TIMER1_CONTROL	0	0	0	0	0	0	0	0	0	0	TIMER1_	TIMER1_	0	TIMER	1_PRESCA	CH4_STS ALE [2:0]	0x00000000
(0x118000)		0	TIMER1	_REFCLK_	DIV [2:0]	0	TIMER1_	REFCLK_F	REQ_SEL	0	0	CONT 0	DIR O	TI	MER1_REF	CLK_SRC [	[3:0]	-
R1146884	TIMER1_COUNT_							[2:0] TIM	ER1_MAX_	COUNT [3	1:16]							0x00000000
(0x118004) R1146892	TIMER1 START AND	0	0	0	0	0	0	TIN 0	/IER1_MAX	_COUNT [1	5:0]	0	0	0	0	0	0	0x00000000
(0x11800C)		0	0	0	0	0	0	0	0	0	0	0	TIMER1_ STOP	0	0	0	TIMER1_ START	. 000000000
R1146896 (0x118010)	TIMER1_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 TIMER1 RUNNING	0x00000000
R1146900	TIMER1_COUNT_							TIM	ER1_CUR_	COUNT [3	1:16]				<u> </u>		_STS	0x00000000
(0x118014) R1146904	READBACK TIMER1 DSP CLOCK	0	0	0	0	0	0	TIN 0	IER1_CUR	_COUNT [1	5:0]	0	0	0	0	0	0	0x00000000
(0x118018) R1146908	CONFIG = =	0	0	0	0	0	0	TIMER 0	1_DSPCLK 0	_FREQ_SE	L [15:0] 0	0	0	0	0	1 0	0	
(0x11801C)					l			TIMER	1_DSPCLK	_FREQ_ST	S [15:0]							0x00000000
R1147136 (0x118100)	TIMER2_CONTROL	0	0	0	0	0	0	0	0	0	0	TIMER2_ CONT	TIMER2_ DIR	0		2_PRESCA		0x00000000
		0	TIMER2	_REFCLK_	DIV [2:0]	0	TIMER2_	REFCLK_F [2:0]		0	0	0	0	TI	MER2_REF	CLK_SRC [	[3:0]	
R1147140 (0x118104)	TIMER2_COUNT_ PRESET									COUNT [3 _COUNT [1								0x00000000
R1147148 (0x11810C)	TIMER2_START_AND_ STOP	0	0	0	0	0	0	0	0	0	0	0	0 TIMER2	0	0	0	0 TIMER2	0x00000000
	TIMER2 STATUS	0	0	0	0	0	0	0	0	0	0	0	STOP 0	0	0	0	START 0	0x00000000
(0x118110)	TIWLENZ_OTHTOG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER2_ RUNNING _STS	
R1147156	TIMER2_COUNT_ READBACK									COUNT [3	•							0x00000000
R1147160	TIMER2 DSP CLOCK	0	0	0	0	0	0	0	0	_COUNT [1	0	0	0	0	0	0	0	0x00000000
(0x118118) R1147164	TIMER2 DSP CLOCK	0	0	0	0	0	0	TIMER 0	2_DSPCLK 0	_FREQ_SE	EL [15:0] 0	0	0	0	0	0	0	0x00000000
(0x11811C) R1167360	STATUS DSPGP STATUS1	0	0	0	0	0	0	TIMER 0	2_DSPCLK 0	FREQ_ST	S [15:0]	0	0	0	0	0	0	0x00000000
(0x11D000)		0	0	0	0	DSPGP12 _STS	DSPGP11 _STS	DSPGP10 _STS	DSPGP9_ STS	DSPGP8_ STS	DSPGP7_ STS	DSPGP6_ STS	DSPGP5_ STS	DSPGP4_ STS	DSPGP3_ STS	DSPGP2_ STS	DSPGP1_ STS	
R1167424 (0x11D040)	DSPGP_SET1_MASK1	0	0	0	0	0 DSPGP12 SET1	0 DSPGP11 _SET1_	0 DSPGP10 SET1	0 DSPGP9_ SET1	0 DSPGP8_ SET1_	0 DSPGP7_ SET1	0 DSPGP6_ SET1	0 DSPGP5_ SET1	0 DSPGP4_ SET1	0 DSPGP3_ SET1	0 DSPGP2_ SET1	0 DSPGP1_ SET1	0x00000FFF
D1167440	DSDCD SET4	0	0	0	0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	0,000000
(0x11D050)	DSPGP_SET1_ DIRECTION1	0	0	0	0	DSPGP12 _SET1_ DIR			-	-		-		-	DSPGP3 SET1_DIR	-		0x00000FFF
R1167456 (0x11D060)	DSPGP_SET1_LEVEL1	0	0	0	0	0 DSPGP12	0	0	0 DSPGP9	0 DSPGP8	0 DSPGP7	0 DSPGP6	0 DSPGP5	0 DSPGP4	0 DSPGP3	0 DSPGP2	0 DSPGP1	0x00000000
(3 1233)			J	Ü	Ü	_SET1_ LVL	_SET1_ LVL	_SET1_ LVL	SET1_LVL	SET1_LVL	SET1_LVL	SET1_LVL	SET1_LVL	SET1_LVL	DSPGP3_ SET1_LVL	SET1_LVL	SET1_LVL	



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1167488	DSPGP_SET2_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
(0x11D080)		0	0	0	0	DSPGP12 _SET2_ MASK	DSPGP11 _SET2_ MASK	DSPGP10 _SET2_ MASK	DSPGP9_ SET2_ MASK	DSPGP8_ SET2_ MASK	DSPGP7_ SET2_ MASK	DSPGP6_ SET2_ MASK	DSPGP5_ SET2_ MASK	DSPGP4_ SET2_ MASK	DSPGP3_ SET2_ MASK	DSPGP2_ SET2_ MASK	DSPGP1_ SET2_ MASK	
	DSPGP_SET2_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
(0X11D090)	DIRECTION1	0	0	0	0	DSPGP12 _SET2_ DIR	DSPGP11 _SET2_ DIR	DSPGP10 _SET2_ DIR	DSPGP9_ SET2_DIR	DSPGP8_ SET2_DIR	DSPGP7 SET2_DIR	DSPGP6_ SET2_DIR	DSPGP5_ SET2_DIR	DSPGP4_ SET2_DIR	DSPGP3_ SET2_DIR	DSPGP2_ SET2_DIF	DSPGP1_ R SET2_DIR	
	DSPGP_SET2_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x11D0A0)		0	0	0	0	DSPGP12 _SET2_ LVL	DSPGP11 _SET2_ LVL	DSPGP10 _SET2_ _LVL	DSPGP9_ SET2_LVL	DSPGP8 SET2_LVL	DSPGP7_ SET2_LVL	DSPGP6 SET2_LVL	DSPGP5_ SET2_LVL	DSPGP4 SET2_LVL	DSPGP3_ SET2_LVL	DSPGP2_ SET2_LVL	DSPGP1_ SET2_LVL	
R1167552 (0x11D0C0)	DSPGP_SET3_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
(0XTID0C0)		0	0	0	0	DSPGP12 _SET3_ MASK	DSPGP11 _SET3_ MASK	DSPGP10 _SET3_ MASK	DSPGP9_ SET3_ MASK	DSPGP8_ SET3_ MASK	DSPGP7_ SET3_ MASK	DSPGP6_ SET3_ MASK	DSPGP5_ SET3_ MASK	DSPGP4_ SET3_ MASK	DSPGP3_ SET3_ MASK	DSPGP2_ SET3_ MASK	DSPGP1_ SET3_ MASK	
	DSPGP_SET3_ DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
(OXTIDODO)	DIRECTION	0	0	0	0	DSPGP12 _SET3_ DIR	DSPGP11 _SET3_ DIR	DSPGP10 _SET3_ DIR		DSPGP8_ SET3_DIR	DSPGP7_ SET3_DIR	DSPGP6_ SET3_DIR	DSPGP5_ SET3_DIR	DSPGP4_ SET3_DIR	DSPGP3_ SET3_DIR	DSPGP2_ SET3_DIF	DSPGP1_ R SET3_DIR	
R1167584 (0x11D0E0)	DSPGP_SET3_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(OXTIDUEU)		0	0	0	0	DSPGP12 _SET3_ LVL	DSPGP11 _SET3_ LVL	DSPGP10 _SET3_ LVL	DSPGP9_ SET3_LVL	DSPGP8_ SET3_LVL	DSPGP7_ SET3_LVL	DSPGP6_ SET3_LVL	DSPGP5_ SET3_LVL	DSPGP4_ SET3_LVL	DSPGP3_ SET3_LVL	DSPGP2_ SET3_LVL	DSPGP1_ SET3_LVL	
	DSPGP_SET4_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
(0x11D100)		0	0	0	0	DSPGP12 _SET4_ MASK	DSPGP11 _SET4_ MASK	DSPGP10 _SET4_ MASK	DSPGP9_ SET4_ MASK	DSPGP8_ SET4_ MASK	DSPGP7_ SET4_ MASK	DSPGP6_ SET4_ MASK	DSPGP5_ SET4_ MASK	DSPGP4_ SET4_ MASK	DSPGP3_ SET4_ MASK	DSPGP2_ SET4_ MASK	DSPGP1_ SET4_ MASK	
	DSPGP_SET4_ DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
(UXTIDITO)	DIRECTION	0	0	0	0	DSPGP12 _SET4_ DIR	DSPGP11 _SET4_ DIR	DSPGP10 _SET4_ DIR	DSPGP9_ SET4_DIR	DSPGP8_ SET4_DIR	DSPGP7_ SET4_DIR	DSPGP6_ SET4_DIR	DSPGP5_ SET4_DIR	DSPGP4_ SET4_DIR	DSPGP3_ SET4_DIR	DSPGP2_ SET4_DIF	DSPGP1_ R SET4_DIR	
R1167648 (0x11D120)	DSPGP_SET4_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
,		0	0	0	0	DSPGP12 _SET4_ LVL	_SET4_ LVL	DSPGP10 _SET4_ _LVL	SET4_LVĪ	_	. SET4_LVĪ	DSPGP6_ SET4_LVL	SET4_LVL	_	SET4_LVŪ	_	_	
R1167680 (0x11D140)	DSPGP_SET5_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
,		0	0	0	0	DSPGP12 _SET5_ MASK	_SET5_ MASK	DSPGP10 _SET5_ MASK	SET5_ MASK	DSPGP8_ SET5_ MASK	DSPGP7_ SET5_ MASK	DSPGP6_ SET5_ MASK	DSPGP5_ SET5_ MASK	DSPGP4_ SET5_ MASK	DSPGP3_ SET5_ MASK	DSPGP2_ SET5_ MASK	DSPGP1_ SET5_ MASK	
R1167696	DSPGP_SET5_ DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
,		0	0	0	0	DSPGP12 _SET5_ DIR	DSPGP11 _SET5_ DIR	DSPGP10 _SET5_ DIR	_	_	SET5_DIF	_	_	SET5_DIR	_	_	DSPGP1_ R SET5_DIR	
R1167712 (0x11D160)	DSPGP_SET5_LEVEL1	0	0	0	0	0 DSPGP12	0 DSPGP11	0 DSPGP10	0 DSPGP9	0 DSPGP8	DSDCD7	0 DSPGP6	0 DSDCD5	0	0	0 DSPGP2	0 DSPGP1	0x00000000
,						_SET5_ LVL	_SET5_ LVL	_SET5_ LVL	SET5_LVL	SET5_LVL	SET5_LVĪ	SET5_LVL	SET5_LVL	SET5_LVĪ	SET5_LVL	SET5_LVĪ	SET5_LVL	
R1167744 (0x11D180)	DSPGP_SET6_MASK1	0	0	0	0	0 DSPGP12	0 DSPGP11	0 DSPGP10	0 DSPGP9	0 DSPGP8	0 DSPGP7	0 DSPGP6	0 DSPGP5	0 DSPGP4	0 DSPGP3	0 DSPGP2	0 DSPGP1	0x00000FFF
,	20202 0570		-			_SET6_ MASK	_SET6_ MASK	_SET6_ MASK	SET6_ MASK	SET6_ MASK	SET6_ MASK	SET6_ MASK	SET6_ MASK	SET6_ MASK	SET6_T MASK	SET6_ MASK	SET6_ MASK	
	DSPGP_SET6_ DIRECTION1	0	0	0	0	0 DSPGP12	0 DSPGP11	0 DSPGP10	0 DSPGP9	DSPGP8	0 DSPGP7	0 DSPGP6	DSPGP5	0 DSPGP4	0 DSPGP3	0 DSPGP2	0 DSPGP1	0x00000FFF
,			-			_SET6_ DIR	_SET6_ DIR	_SET6_ DIR	SET6_DIR	SET6_DIR	SET6_DIF	SET6_DIR	SET6_DIR	SET6_DIR	SET6_DIR	SET6_DIF	SET6_DIR	
(0x11D1A0)	DSPGP_SET6_LEVEL1	0	0	0	0	0 DSPGP12	0 DSPGP11	0 DSPGP10	0 DSPGP9	0 DSPGP8	0 DSPGP7	0 DSPGP6	0 DSPGP5	0 DSPGP4	0 DSPGP3	0 DSPGP2	DSPGP1	0x00000000
R1167808	DSPGP SET7 MASK1	0	0	0	0	_SET6_ LVL 0	_SET6_ LVL 0	_SET6_ LVL 0	SET6_LVL 0	SET6_LVL 0	SET6_LVL 0	SET6_LVT	SET6_LVL 0	SET6_LVL 0	SET6_LVL 0	SET6_LVĪ	SET6_LVL 0	0x00000FFF
(0x11D1C0)		0	0	0	0	DSPGP12		DSPGP10		DSPGP8	DSPGP7	DSPGP6	DSPGP5	DSPGP4	DSPGP3	DSPGP2	DSPGP1	UXUUUUUFFF
						_SET7_ MASK	_SET7_ MASK	_SET7_ MASK	SET7_ MASK									
	DSPGP_SET7_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
(0x11D1D0)	DIRECTION1	0	0	0	0	DSPGP12 _SET7_ DIR	DSPGP11 _SET7_ DIR	DSPGP10 _SET7_ DIR	DSPGP9 SET7_DIR	DSPGP8 SET7_DIR	DSPGP7 SET7_DIR	DSPGP6 SET7_DIR	DSPGP5 SET7_DIR	DSPGP4 SET7_DIR	DSPGP3 SET7_DIR	DSPGP2 SET7_DIF	DSPGP1 SET7_DIR	
	DSPGP_SET7_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x11D1E0)		0	0	0	0	DSPGP12 _SET7_ LVL	DSPGP11 _SET7_ LVL	DSPGP10 _SET7_ LVL	DSPGP9 SET7_LVL	DSPGP8_ SET7_LVL	DSPGP7_ SET7_LVL	DSPGP6_ SET7_LVL	DSPGP5_ SET7_LVL	DSPGP4_ SET7_LVL	DSPGP3_ SET7_LVL	DSPGP2_ SET7_LVI	DSPGP1_ SET7_LVL	
	DSPGP_SET8_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
(0x11D200)		0	0	0	0	DSPGP12 _SET8_ MASK	DSPGP11 _SET8_ MASK	DSPGP10 _SET8_ MASK	DSPGP9_ SET8_ MASK	DSPGP8_ SET8_ MASK	DSPGP7_ SET8_ MASK	DSPGP6_ SET8_ MASK	DSPGP5_ SET8_ MASK	DSPGP4_ SET8_ MASK	DSPGP3_ SET8_ MASK	DSPGP2_ SET8_ MASK	DSPGP1_ SET8_ MASK	
	DSPGP_SET8_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
(UX11D210)	DIRECTION1	0	0	0	0	DSPGP12 _SET8_ DIR	DSPGP11 _SET8_ DIR	DSPGP10 _SET8_ DIR	DSPGP9_ SET8_DIR	DSPGP8_ SET8_DIR	DSPGP7 SET8_DIR	DSPGP6_ SET8_DIR	DSPGP5_ SET8_DIR	DSPGP4_ SET8_DIR	DSPGP3_ SET8_DIR	DSPGP2_ SET8_DIF	DSPGP1_ R SET8_DIR	
	DSPGP_SET8_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x11D220)		0	0	0	0	DSPGP12 _SET8_ LVL	DSPGP11 _SET8_ LVL	DSPGP10 _SET8_ LVL	DSPGP9_ SET8_LVL	DSPGP8_ SET8_LVL	DSPGP7_ SET8_LVL					DSPGP2_ SET8_LVL	DSPGP1_ SET8_LVL	
	DSP1_XMEM_				DSP1_XM	1_P_1 [7:0]						DS	SP1_XM_P_	START [23	:16]			0x00000000
(00000000)	PACKĒD_0							D:	SP1_XM_P	_START [15	p:0]							



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R33554436 (0x2000004)	DSP1_XMEM_ PACKED_1							D		_P_2 [15:0] _1_23_8 [15	5:0]							0x00000000
	DSP1_XMEM_ PACKED 2				DSD1 VI	1 P 3 [7:0]			DSP1_XM	_P_3 [23:8]	-	D	SD1 VM D	2 23 16	7:01			0x00000000
R33824744	DSP1_XMEM_ PACKED_67578			C		P_45051 [7:	0]	D	ISP1_XM_F	2_45050 [15	:0]			_45050 [23				0x00000000
R33824748 (0x2041FEC)	DSP1_XMEM_ PACKED_67579									_45052 [15 5051 23 8	•							0x00000000
R33824752	DSP1_XMEM_ PACKED_67580				DSD1 VM	P END [7:0	11			P_END [23:		nen	1 VM D /	5052 23 1	6 [7·0]			0x00000000
R37748736	DSP1_XMEM_ UNPACKED32_0				DOF I_XIVI_	F_END [7.0	וי			 2_START [3 32_START [		Dor	I_AWLF_4	3032_23_1	0 [7.0]			0x00000000
R37748740 (0x2400004)	DSP1_XMEM_ UNPACKED32_1									2_1_47_16 [ 2_1_47_16								0x00000000
R37928948	DSP1_XMEM_ UNPACKED32_45053							DSP1_)	KM_UP32_4	15053_47_1 45053_47_1	6 [31:16]							0x00000000
	DSP1_XMEM_ UNPACKED32_45054							DS	P1_XM_UP	32_END [31 232_END [1	:16]							0x00000000
, ,	DSP1_TIMESTAMP_							D	SP1_TIMES	STAMP [31: STAMP [15:	16]							0x00000000
,	DSP1_SYS_INFO_ID								DSP1_SYS	S_ID [31:16] S_ID [15:0]	•							0x68616C6F
,	DSP1_SYS_INFO_								P1_SYS_V	3_ID [13.0] ERSION [31 ERSION [1:								0x00000001
,	DSP1_SYS_INFO_							DS	P1_SYS_C	ORE_ID [31 ORE_ID [1:	:16]							0x00000001
R39714828 (0x25E000C)	 DSP1_SYS_INFO_ AHB_ADDR							DSP1_S	SYS_AHB_E	BASE_ADD	R [31:16]							0x02000000
R39714832 (0x25E0010)	DSP1_SYS_INFO_XM_ SRAM_SIZE							DSP1_	SYS_XM_S	SRAM_SIZE	[31:16]							0x00016000
	DSP1_SYS_INFO_YM_ SRAM_SIZE									SRAM_SIZE SRAM_SIZE								0x0000C000
R39714848 (0x25E0020)	DSP1_SYS_INFO_PM_ SRAM_SIZE									SRAM_SIZE								0x00014000
	DSP1_SYS_INFO_PM_ BOOT_SIZE									BOOT_SIZE								0x00000000
R39714860 (0x25E002C)	DSP1_SYS_INFO_ FEATURES	DSP1_ SYS_ SELF_ BOOT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00003FB8
		0	0	DSP1 SYS_DB_ RAND_ EXISTS	DSP1_ SYS_ LMS_ EXISTS	DSP1_ SYS_FIR_ EXISTS	DSP1_ SYS_FFT_ EXISTS	DSP1_ SYS_ MIPS_ EXISTS	DSP1_ SYS_ TRB_ EXISTS	DSP1_ SYS_ WDT_ EXISTS	0	DSP1_ SYS_ STREAM_ ARB_	DSP1_ SYS_ AHBM_ EXISTS	DSP1_ SYS_ MPU_ EXISTS	0	0	0	
R39714864 (0x25E0030)	DSP1_SYS_INFO_FIR_	0	0	0	0	0	0	0	0	0	0	EXISTS 0	0	0 SYS NUM	0	0	0	0x00000008
R39714868	DSP1_SYS_INFO_ LMS_FILTERS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000005
R39714872	DSP1 SYS INFO XM	0	0	0	0	0	0			0 BANK_SIZE			DSP1_	SYS_NUM_	_LMS_FILII	ERS [5:0]		0x00002000
R39714876	BANK_SIZE DSP1_SYS_INFO_YM_							DSP1_	SYS_YM_I	BANK_SIZE BANK_SIZE	[31:16]							0x00002000
	BANK_SIZE DSP1 SYS INFO PM									BANK_SIZE BANK_SIZE								0x00004000
(0x25E0040)	BANK_SIZE DSP1 XMEM	0	0	0	0	0	0	DSP1 0	SYS_PM_	BANK_SIZE	[15:0]	DSP	1 XM LIP2	24 START [	23:161			0x00000000
(0x2800000)	UNPACKED24_0 DSP1 XMEM	0	0	I 0	0	0	0			24_START [	15:0]			4_0_47_24	·			0x00000000
(0x2800004)	UNPACKED24_1 DSP1_XMEM	0	0	0	0	0	0		1_XM_UP2	4_0_47_24	[15:0]			JP24 1 [23:				0x00000000
(0x2800008)	UNPACKED24_2							[	SP1_XM_U	JP24_1 [15:	0]				•			
(0x280000C)	DSP1_XMEM_ UNPACKED24_3	0	0	0	0	0	0			4_1_47_24	[15:0]			4_1_47_24 24_45053 [2				0x00000000
(0x2857FE8)	DSP1_XMEM_ UNPACKED24_90106	0	0	0	0	0	0		0 P1_XM_UP		0x00000000							
(0x2857FEC)	DSP1_XMEM_ UNPACKED24_90107	0	0	0	0	0	0			45053_47_2	24 [15:0]			45053_47_2				0x00000000
(0x2857FF0)	DSP1_XMEM_ UNPACKED24_90108	0	0	0	0	0	0			24_45054 [ <sup>-</sup>	15:0]			24_45054 [2				0x00000000
	DSP1_XMEM_ UNPACKED24_90109	0	0	0	0	0	0	0 DS	0 SP1_XM_UF	P24_END [1	5:0]	DSI	P1_XM_UP	24_END [2	3:16]			0x00000000
R45613056 (0x2B80000)	DSP1_CLOCK_FREQ	0	0	0	0	0	0	0	0	0 REQ_SEL[1	0	0	0	0	0	0	0	0x00000000
R45613064 (0x2B80008)	DSP1_CLOCK_STATUS	0	0	0	0	0	0	0	0	0 REQ STS[	0	0	0	0	0	0	0	0x00000000



Register	Name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Default
	DSP1 CORE SOFT	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	0	0	0	0x00000000
(0x2B80010)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ CORE_ SOFT_ RESET	, one could
	DSP1_STREAM_ARB_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x2B80050)	CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ STREAM_ ARB_ RESYNC	
R45613184 (0x2B80080)	DSP1_SAMPLE_RATE_ RX1	0	0	0	0	0	0	0	0	0	0	0	0	0	0 RX1 RAT	0	0	0x00000000
R45613192	DSP1_SAMPLE_RATE_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
(0x2B80088) R45613200	DSP1 SAMPLE RATE	0	0	0	0	0	0	0	0	0	0	0	0	DSP1	_RX2_RAT 0	E [4:0]	0	0x00000000
(0x2B80090)	RX3	0	0	0	0	0	0	0	0	0	0	0	_		_RX3_RAT	<del></del>		
(0x2B80098)	DSP1_SAMPLE_RATE_ RX4	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP1	0 _RX4_RAT	0 E [4:0]	0	0x00000000
R45613216 (0x2B800A0)	DSP1_SAMPLE_RATE_ RX5	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP1	0 RX5 RAT	0 E [4:0]	0	0x00000000
R45613224 (0x2B800A8)	DSP1_SAMPLE_RATE_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
R45613232	DSP1_SAMPLE_RATE_	0	0	0	0	0	0	0	0	0	0	0	0	0	_RX6_RAT	0	0	0x00000000
(0x2B800B0)	RX7 SAMPLE RATE	0	0	0	0	0	0	0	0	0	0	0	0	DSP1	_RX7_RAT	E [4:0]	0	0x00000000
(0x2B800B8)		0	0	0	0	0	0	0	0	0	0	0	U		U _RX8_RAT		U	0x00000000
R45613696 (0x2B80280)	DSP1_SAMPLE_RATE_ TX1	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP1	0 I TX1 RAT	0 E [4:0]	0	0x00000000
R45613704 (0x2B80288)	DSP1_SAMPLE_RATE_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
R45613712	DSP1_SAMPLE_RATE_	0	0	0	0	0	0	0	0	0	0	0	0	0	I_TX2_RAT 0	E [4:0]	0	0x00000000
(0x2B80290)	TX3 DSP1 SAMPLE RATE	0	0	0	0	0	0	0	0	0	0	0	0	DSP1	I_TX3_RAT	E [4:0]	0	0x00000000
(0x2B80298)	TX4	0	0	0	0	0	0	0	0	0	0	0	U	-	I_TX4_RAT			0x00000000
R45613728 (0x2B802A0)	DSP1_SAMPLE_RATE_ TX5	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP1	0 I TX5 RAT	0 E [4:0]	0	0x00000000
R45613736 (0x2B802A8)	DSP1_SAMPLE_RATE_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
R45613744	DSP1_SAMPLE_RATE_	0	0	0	0	0	0	0	0	0	0	0	0	0	I_TX6_RAT 0	0	0	0x00000000
(0x2B802B0) R45613752	TX7 DSP1 SAMPLE RATE	0	0	0	0	0	0	0	0	0	0	0	0	DSP1	I_TX7_RAT 0	E [4:0]	0	0x00000000
(0x2B802B8)	TX8	0	0	0	0	0	0	0	0	0	0	0		DSP1	_TX8_RAT	E [4:0]		
R45879296 (0x2BC1000)	DSP1_CCM_CORE_ CONTROL	0	0	0	0	0	0	DSP1_ CCM_ CORE_ RESET	0	0	0	0	0	0	0	0	DSP1_ CCM_ CORE_EN	0x00000000
	DSP1_STREAM_ARB_ RESYNC_MSK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
٠ .	DSP1_YMEM_	0	0	0	DSP1_YM	0 1_P_1 [7:0]	0	0	0					B_RESYNC START [23				0x00000000
	PACKĒD_0  DSP1 YMEM							D		START [15 P 2 [15:0]								0x00000000
(0x2C00004)	PACKĒD_1 —							DS	SP1_YM_P	_1_23_8 [1	5:0]							0x00000000
R46137352 (0x2C00008)	DSP1_YMEM_ PACKED_2				DSP1 YM	1 P 3 [7:0]			DSP1_YM	_P_3 [23:8]		DS	SP1 YM P	2_23_16 [7	7:0]			0x00000000
	DSP1_YMEM_ PACKED 36858			[	OSP1_YM_F		0]		OD4 VM D	04570 (45	-01			_24570 [23:				0x00000000
R46284780	DSP1_YMEM_ PACKED_36859							D	SP1_YM_P	2_24570 [15 2_24572 [15 4571_23_8	5:0]							0x00000000
R46284784	DSP1_YMEM_							[	OSP1_YM_I	P_END [23:	:8]							0x00000000
`	PACKĒD_36860 DSP1_YMEM				DSP1_YM_	P_END [7:0	)]	DSP	1 YM UP3	2 START [	31:16]	DSP	1_YM_P_2	4572_23_16	6 [7:0]			0x00000000
(0x3000000)	UNPACKED32_0 DSP1_YMEM							DSF	21_YM_UP3	32_START   2 1 47 16	[15:0]							0x00000000
(0x3000004)	UNPACKED32_1							DSP	 1_YM_UP3	2_1_47_16	[15:0]							
	DSP1_YMEM_ UNPACKED32_24573									24573_47_1 24573_47								0x00000000
	DSP1_YMEM_ UNPACKED32_24574							DSI	P1_YM_UP	32_END [3 232_END [1	1:16]							0x00000000
R54525952	DSP1_YMEM_ UNPACKED24_0	0	0	0	0	0	0	0	0	24_START		DSP	1_YM_UP2	4_START [2	23:16]			0x00000000
	DSP1_YMEM_ UNPACKED24_1	0	0	0	0	0	0	0	0			DSP1	_YM_UP24	1_0_47_24 [	[23:16]			0x00000000
R54525960	DSP1_YMEM_	0	0	0	0	0	0	0	0	4_0_47_24		D	SP1_YM_U	IP24_1 [23:	16]			0x00000000
(0x3400008)	UNPACKED24_2								SP1_YM_U	JP24_1 [15	:0]							



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
	DSP1_YMEM_	0	0	0	0	0	0	0	0			DSP1	_YM_UP2	4_1_47_24	[23:16]			0x00000000
, ,	UNPACKED24_3							DSP	1_YM_UP2	4_1_47_24	[15:0]							
R54722536	DSP1_YMEM_	0	0	0	0	0	0	0	0			DSF	1_YM_UP	24_24573 [	23:16]			0x00000000
	UNPACKED24_49146									24_24573 [1	5:0]							
	DSP1_YMEM_	0	0	0	0	0	0	0	0			DSP1_\	/M_UP24_:	24573_47_	24 [23:16]			0x00000000
	UNPACKED24_49147						•			24573_47_2	24 [15:0]							
R54722544	DSP1_YMEM UNPACKED24 49148	0	0	0	0	0	0	0	0			DSF	1_YM_UP	24_24574 [	23:16]			0x00000000
,	_		•	_						24_24574 [1	5:0]		54 \44 115	O4 END 10	20.401			
	DSP1_YMEM_ UNPACKED24_49149	0	0	0	0	0	0	0	0	OA END IA	T-01	DSP1_YM_UP24_END [23:16]						0x00000000
	DSP1 PMEM 0									24_END [1: TART [31:1		DSP1_YM_UP24_END [23:16]  DSP1_PM_0_39_32 [7:0]						0x00000000
(0x3800000)										START [31:1	,							0000000000
,	DSP1 PMEM 1									VI 1 [23:8]	'1							0x00000000
(0x3800004)					DSP1 P	M_1 [7:0]			DOI 1_11	1_1 [20.0]		1	OSP1 PM	0 39 32 [7	7-01			0000000000
R58720264	DSP1 PMEM 2					[]			DSP1 PI	V 2 [15:0]				[	,			0x00000000
(0x3800008)								0		39_24 [15:	0]				1			
R58720268	DSP1 PMEM 3				DSP1_P	M_3 [7:0]						D:	SP1_PM_2	_39_16 [23	3:16]			0x00000000
(0x380000C)								0	SP1_PM_2	_39_16 [15:	0]		DSP1_PM_0_39_32 [7:0]					1
	DSP1_PMEM_4									_39_8 [31:1								0x00000000
(0x3800010)										3_39_8 [15:								
R58925016	DSP1_PMEM_51190									10952 [31:10	•							0x00000000
(0x3831FD8)										40952 [15:0	•							
R58925020 (0x3831FDC)	DSP1_PMEM_51191								DSP1_PM_	40953 [23:8	]							0x00000000
( /					DSP1_PM_	_40953 [7:0]						DS	P1_PM_40	952_39_32	2 [7:0]			
(0x3831FE0)	DSP1_PMEM_51192									40954 [15:0	•							0x00000000
( ,	DOD4 DMEM E4403				DCD1 DM	40955 [7:0]	1	DSI	71_PM_409	53_39_24 [	15:0]	Den	1 DM 400	54 39 16	122-161			0x00000000
(0x3831FE4)	DSP1_PMEM_51193				DOF I_PIVI_	_40900 [7:0]	J	Dei	01 DM 400	54 39 16 [	15:01	DSP	1_FIVI_409	J4_J9_10	[23.10]			UXUUUUUUU
( ,	DSP1 PMEM 51194									END [31:16								0x00000000
(0x3831FE8)	D3F1_FWILWI_31194									END [15:0]	•							0000000000
(									DOI I_FIVI	_=14D [10.0]								

## 7 Thermal Characteristics

Table 7-1. Typical JEDEC Four-Layer, 2s2p Board Thermal Characteristics


Parameter	Symbol	WLCSP	Units
Junction-to-ambient thermal resistance	$\theta_{JA}$	51.3	°C/W
Junction-to-board thermal resistance	$\theta_{JB}$	20.1	°C/W
Junction-to-case thermal resistance	θ <sub>JC</sub>	2.24	°C/W
Junction-to-board thermal-characterization parameter	$\Psi_{JB}$	19.8	°C/W
Junction-to-package-top thermal-characterization parameter	$\Psi_{JT}$	1.91	°C/W

#### Notes:

- Natural convection at the maximum recommended operating temperature T<sub>A</sub> (see Table 3-3)
- Four-layer, 2s2p PCB as specified by JESD51-9 and JESD51-11; dimensions: 101.5 x 114.5 x 1.6 mm
- Thermal parameters as defined by JESD51–12



# 8 Package Dimensions



Dimension	Millimeters				
	Minimum	Nominal	Maximum		
Α	0.46	0.49	0.52		
A1	0.175	0.19	0.205		
A2	0.26	0.275	0.29		
A3	REF	0.025	REF		
b	0.24	0.27	0.3		
c1	0.32055	0.32805	0.33555		
c2	0.32055	0.32805	0.33555		
d1	0.3443	0.3518	0.3593		
d2	0.3443	0.3518	0.3593		
e	BSC	0.4	BSC		
M	BSC	2	BSC		
N	BSC	3.4641	BSC		
Х	2.6786	2.7036	2.7286		
Υ	4.0952	4.1202	4.1452		
ddd=0.015					

Notes: Controlling dimension is millimeters.

Dimensioning and tolerances per ASME Y 14.5-2009. The Ball A1 position indicator is for illustration purposes only. Dimension "b" applies to the solder sphere diameter and is measured at the maximum solder sphere diameter, parallel to primary Datum C. X/Y Tolerances can apply to an individual edge increasing or decreasing by 25um.

Figure 8-1. WLCSP Package Drawing (POD00228 Rev C)



# 9 Package Marking



#### Top Side Brand

Line 1: Part number Line 2: Package mark

Line 3: Country of origin

Line 4: Encoded device ID

#### Package Mark Fields

RR = Device revision code LL = Lot sequence code YY = Year of manufacture WW = Work week of manufacture

# 10 Ordering Information

Table 10-1. Ordering Information

Product	Description	Package	RoHS Compliant	Grade	Temperature Range	Container	Order#
CS47L63	Low-Power Audio DSP with Microphone Interface and Mono Differential Headphone Driver	61-ball WLCSP	Yes	Commercial	-40 to +85°C	Tape and Reel <sup>1</sup>	CS47L63-CWZR

<sup>1.</sup>Reel quantity = 6000 units.



## 11 Revision History

#### Table 11-1. Revision History

Revision	Changes
F1	Added recommendations for termination of unused pins (Section 1.3)
SEP 2020	Added Standard Mode for IN1/IN2 analog paths (Table 3-9, Section 4.2.6, Section 4.2.6.1)
	Updated THD+N specification for Hi-Fi Mode differential input (Table 3-9)
	MICBIAS specifications updated (Table 3-11)
	Updates to timing specifications (Table 3-14, Table 3-15, Table 3-18)
	Event Log function removed (Section 4.5.1)
	Updated requirements for ALMm_CHn_TRIG_VAL (Table 4-29)
	Deleted BOOT_DONE_STS1, updated with BOOT_DONE_EINT1 (Section 4.11, Section 4.15, Section 4.16.4)
F2	SPI timing specification updated with minimum SS duration between transactions (Table 3-19, Section 4.13.1)
JUNE 2021	Signal latency specifications added for DAC output path (Table 3-22)
	Updated requirements for Standard Mode selection (Section 4.2.6, Section 4.2.6.1)
	Correction to LSRCn_RATE1 default (Table 4-22)
	Correction to Y-memory register definition (Table 4-26)
	Updated typical ASP connections (Fig. 4-38)
	Added detail of MICB1_SC interrupt behavior and recommended control requirements (Section 4.14.2)
	Corrected default value of MICB1B_SC_STS (Table 4-64)
	Updated mic-input capacitor description (Section 5.1.1)
	Package drawing updated to Rev C (Section 8)

Please check with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.

#### **Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to www.cirrus.com.

#### IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its product design, including the specific manner in which it uses Cirrus Logic components, and certain uses or product designs may require an intellectual property license from a third party. Customers are responsible for overall system design, and system security. While Cirrus Logic is confident in the performance capabilities of its components, it is not possible to provide an absolute guarantee that they will deliver the outcomes or results envisaged by each of our customers. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2020-2021 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.

SPI is a trademark of Motorola.