# **54H/74H108** 61/517

## DUAL JK EDGE-TRIGGERED FLIP-FLOP

(With Separate Sets, A Common Clear and Clock)

**DESCRIPTION** — The '108 is a high speed JK negative edge-triggered flipflop. It features individual J, K, and asynchronous Set inputs to each flip-flop as well as common clock and asynchronous Clear inputs. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic state of J and K inputs may be allowed to change when the clock pulse is in a HIGH state and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

## 

CONNECTION DIAGRAM PINOUT A

#### TRUTH TABLE

	IN	PUTS	ОИТРИТ
	L	@ t <sub>n</sub>	@ t <sub>n + 1</sub>
	J	K	Q
i	L	٦	Qn
ļ	L	Н	L
	Н	L	Н
1	Н	н .	$\bar{\mathbf{Q}}_{\mathbf{n}}$


#### Asynchronous Inputs:

LOW input to  $\overline{S}_D$  sets Q to HIGH level LOW input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH

tn = Bit time before clock pulse. tn + 1 = Bit time after clock pulse. H = HIGH Voltage Level

L = LOW Voltage Level

#### LOGIC SYMBOL



V<sub>CC</sub> = Pin 14 GND = Pin 7


#### **ORDERING CODE:** See Section 9

<u> </u>	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG			
PKGS	ОИТ	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	TYPE			
Plastic DIP (P)	А	74H108PC		9A			
Ceramic DIP (D)	Α	74H108DC	54H108DM	6A			
Flatpak (F)	Α	74H108FC	54H108FM	31			

#### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74H (U.L.)</b> HIGH/LOW
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> ,K <sub>2</sub> CP	Data Inputs	1.25/1.25
<u>C</u> P	Clock Pulse Input (Active Falling Edge)	0*/6.0
<u>C</u> <sub>D</sub> _	Direct Clear Input (Active LOW)	5.0/2.5
SD1, SD2	Direct Set Inputs (Active LOW)	2.5/1.25
$Q_1$ , $Q_2$ , $\overline{Q}_1$ , $\overline{Q}_2$	Outputs	12.5/12.5

TOP Sourcing Current, see DC Characteristics Table



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54	/74H	UNITS	CONDITIONS
		Min	Max	JUNITE	CONDITIONS
l <sub>IH</sub>	Input HIGH Current at CP	0	-1.0	mA	V <sub>CC</sub> = Max, V <sub>CP</sub> = 2.4 V
lcc	Power Supply Current		76	mA	V <sub>CC</sub> = Max, V <sub>CP</sub> = 0 V

## AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ} \text{C}$ (See Section 3 for waveforms and load configurations)

		54/74H  C <sub>L</sub> = 25 pF  R <sub>L</sub> = 280 Ω		UNITS	CONDITIONS
SYMBOL	PARAMETER				
		Min	Max		
fmax	Maximum Clock Frequency	40		MHz	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP to Q <sub>n</sub> or Q <sub>n</sub>		15 20	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CD or SDn to Qn or Qn		12 20	ns	V <sub>CP</sub> = ≥ 2.0 V Figs. 3-1, 3-10
tplH tpHL	Propagation Delay C <sub>D</sub> or S <sub>Dn</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>		12 35	ns	$V_{CP} = \le 0.8 \text{ V}$ Figs. 3-1, 3-10

## AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74H		UNITS	COMPLETIONS
		Min	Max		CONDITIONS
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time J <sub>n</sub> or K <sub>n</sub> to CP	10 13		ns	Fig. 3-7
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time J <sub>n</sub> or K <sub>n</sub> to CP	0		ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width	10 15		ns	Fig. 3-9
tw (L)	C  C  D  or S  D  n  Pulse Width LOW	16		ns	Fig. 3-10