

www.ablic.com

OCTAL ±100V 1.6A 5-LEVEL ULTRASOUND PULSER

© ABLIC Inc., 2017-2024 Rev.1.1_00

The ABLIC Inc. HDL6M05586 is an octal, 5-level RTZ, high-voltage, high-speed ultrasound pulser. The HDL6M05586 comprises logic interfaces, level translators, MOSFET gate drive buffers with floating voltage regulators, high-voltage, high-current MOSFETs, and active T/R switches.

Functions

• Octal 5-level pulser with active T/R switch with 3-input per channel

Features

- 0 to ±100V output voltage
- ±1.6A source and sink peak current for the 1st and 2nd high-voltage pulses (VPP1/VNN1, VPP2/VNN2)
- ±1.6A source and sink peak current for active ground clamp
- 250Ω (±0.1A) active ground clamp without blocking diode for anti-leakage (Analog SW type)
- Embedded floating voltage regulators
- Symmetrical positive and negative pulse waveforms for low 2nd order harmonic distortion
- Up to 200MHz LVDS/LVCMOS clock (transparent mode available)
- 12Ω active T/R switch with 2-bit turn-on timing control
- 20MHz output frequency @±60V output, 220pF load
- 1.8V to 5V CMOS logic interface
- Noise-cut diodes at each high-voltage output
- Embedded high-voltage clamp diodes
- 4-mode output current control for the 2nd high-voltage rail
- Automatic thermal protection with indicator
- Power-up/down reset function for free power sequencing and for fail-safe in abrupt power drop
- Latch-up free, low crosstalk between channels by SOI CMOS technology
- 84-lead 10x10mm QFN package (RoHS compliant)




Fig.1 Block diagram

1. Absolute Maximum Ratings

T_A=25°C unless otherwise noted.

Table 1 Absolute Maximum Ratings

No.	Items	Symbol	Value	Units	Condition
1	Logic supply voltage	V _{LL}	-0.4 to +7	V	
2	Positive supply voltage	V_{DD}	-0.4 to +7	V	
3	Negative supply voltage	Vss	-7 to +0.4	V	
4	Positive high-voltage supplies	Vpp1, Vpp2	-0.5 to +105	V	
5	Negative high-voltage supplies	V _{NN} 1, V _{NN} 2	-105 to +0.5	V	
6	Desitive high veltage difference	(\/1\/2\	-0.5 to +105	V	INx_[2:0]='001'
0	Positive high-voltage difference	(Vpp1-Vpp2)	-105 to +105	V	Other than above
7	Negative high veltage difference	(\(\lambda_{\cutoff}\).1\(\lambda_{\cutoff}\).2\(\lambda_{\cutoff}\)	-105 to +0.5	V	INx_[2:0]='101'
	Negative high-voltage difference	(V _{NN} 1-V _{NN} 2)	-105 to +105	V	Other than above
8	High-voltage outputs (x=1~8)	HV _{оит} х	-105 to +105	V	
9	Low-voltage outputs (x=1~8)	LVoutx	-1 to +1	V	
10	THP (Thermal Protection) output	THP	-0.4 to +7	V	
11	All Logic input voltages (x=1~8)	INx_[2:0], EN, CLKEN, CLK, CLKB, CLKIF, CC[1:0], TR[1:0], LVDSTM	-0.4 to +7	>	
12	Operating junction temperature	T _{Jop}	-20 to +150	°C	
13	Operating free-air Temperature	T _A	0 to +75	°C	
14	Storage temperature	T _{STG}	-55 to +150	°C	
15	Maximum power dissipation	P _{Dmax}	4	W	

NOTE: Stresses beyond the absolute maximum ratings may cause permanent damage to the product.

2. Operating Supply Voltages, Logic Inputs, and Power sequencing

2.1 Operating Supply Voltages

Table 2 Operating Supply Voltages

No	Items	Symbol	Min	Тур	Max	Units	Condition
_	I a sia a completo de la completo della completo de la completo della completo de la completo de la completo della completo de	\/	2.4	2.5 to 3.3	3.6	V	Clock mode
	Logic supply voltage	V_{LL}	1.7	1.8 to 5	V_{DD}	V	Transparent mode
2	Positive supply voltage	V_{DD}	4.75	5	5.25	V	
3	Negative supply voltage	Vss	-5.25	-5	-4.75	V	
4	Positive high-voltage supplies	V _{PP} 1, V _{PP} 2	0	-	100	V	
5	Negative high-voltage supplies	V _{NN} 1, V _{NN} 2	-100	-	0	V	
6	Positive high-voltage difference	(V _{PP} 1-V _{PP} 2)	0	-	100	V	
7	Negative high-voltage difference	(V _{NN} 1-V _{NN} 2)	-100	-	0	V	
8	IC substrate voltage *	VsuB	-	0	ı	V	
9	V _{PP} x, V _{NN} x slew rate (x=1,2)	SRMAX	_	-	25	V/ms	

NOTE: * The package exposed pad internally connected to the chip substrate must be soldered to the ground.

2.2 Logic Inputs

Clock (CLK) mode synchronizes data inputs INx_[2:0] (x=1~8) with a differential LVDS/CMOS clock. Transparent (TP) mode without using clock is also available.

CLK mode:

Set CLKEN=0. INx_[2:0] are decoded, clocked, level-translated, then sent to high-voltage output stage. Differential clock input has two modes as shown below.

- LVDS CLK mode: Set CLKIF=0. See Table 3 and 4 for the logic inputs, CLK, and CLKB.
- CMOS CLK mode: Set CLKIF=1. See Table 3 for all the logic inputs.

TP mode:

Set CLKEN=CLKIF=1, CLK=CLKB=0. INx_[2:0] are decoded, level-translated, then sent to high-voltage output stage. See Table 3 for all the logic inputs.

Table 3 Logic Inputs

No	Items	Symbol	Min	Тур	Max	Units	C	ondition
1	High-level logic input voltage	VIH	0.8V _{LL}	ı	V_{LL}	V		
2	Low-level logic input voltage	V_{IL}	0	ı	0.2V _{LL}	V		
3	Logic input capacitance	Cin	•	3	ı	pF		
4	Logic input high current *1	Іін	-10	1	10	μΑ		
5	Logic input low current *2	lıL	-10	1	10	μΑ		
	In a set wis a /fall time o		-	-	800	ps	CLK≥100MHz	CMOS CLK mode
6	Input rise/fall time	t _r , t _f	-	-	2.0	ns	CLK<100MHz	10~90% CLK, CLKB, INx_[2:0]
7	Input clock frequency	fclk	-	ı	200	MHz	CMOS CLK m	ode, CLK, CLKB,
8	Clock duty cycle	Dclk	40	50	60	%	f _{CLK} =1/T, D _{CLK} =	τ/T, See Fig.3
9	Data setup time	tsu	1.4	ı	-	ns	CLK mode	
10	Data hold time	t _{HLD}	1.4	•	-	ns	INx_[2:0] to CL	K/CLKB, See Fig.3

NOTE:

Table 4 LVDS Clock Inputs (CLK, CLKB)

No	Items	Symbol	Min	Тур	Max	Units	Condition
1	High-level input voltage	VIH	1.265	-	ı	V	V _{IHCMR} (Typ)+V _{DIFF} (Min)/2
2	Low-level input voltage	VIL	ı	ı	1.135	>	VIHCMR(Typ)-VDIFF(Min)/2
3	Differential input voltage range	V _{DIFF(range)}	0.13	0.35	0.49	±V	same as CLK,CLKB voltage swing See Fig.2
4	Differential input voltage peak to peak swing	$V_{DIFF(p-p)}$	0.26	0.7	0.98	V_{pp}	CLK-CLKB differential peak-to-peak voltage swing, See Fig.2
5	Input voltage common mode range	VIHCMR	0.84	1.2	1.56	>	
6	Differential input impedance	R _{IN}	85	100	115	Ω	LVDSTM=1
7	High-level input current	ΙH	ı	ı	5.8	mA	
8	Low-level input current	IιL	ı	ı	5.8	mA	
9	Input rise/fall time	tr, tf	-	ı	600	ps	20% to 80% of V _{DIFF}
10	Input clock frequency	fclk	-	-	200	MHz	LVDS CLK mode, CLK, CLKB,
11	Clock duty cycle	Dclk	40	50	60	%	f _{CLK} =1/T, D _{CLK} =τ/T, See Fig.3


NOTE: Please refer to table 3 for the logic inputs other than CLK, CLKB in LVDS CLK mode.

^{*1)} TR[1:0] and LVDSTM have 50 μ A leakage at V_{LL}=2.5V due to 50k Ω internal pull-down resistor.

^{*2)} EN, CC[1:0], CLKEN, and CLKIF have 50μA leakage at V_{LL}=2.5V due to 50kΩ internal pull-up resistor.

Differential input voltage range (VDIFF(range))

Differential input voltage peak to peak swing (VDIFF(p-p))






Fig.2 LVDS clock inputs




Fig.3 Setup/Hold Time

2.3 Power Supply Sequencing

Embedded low-voltage (LV) power-up/down reset function provides free power supply sequencing.

It also provides fail-safe system in abrupt LV power supply drop.

When any one of LV power supplies is turned off during operation, all internal circuits will be immediately reset, and both inputs and outputs will be disabled.

Once all LV power supplies are restored, both inputs and outpus will be enabled.

3. Typical Application Circuit




Fig.4 Typical Application Circuit

Note:

- 1. High-voltage power supply pins, V_{PP}x/V_{NN}x (x=1,2), can draw fast transient currents up to ±1.6A. Therefore, ceramic capacitors of ≥200V 0.1µF to 1µF (C1~16) should be connected as close to the pins as possible for bypassing purpose.
- 2. Ceramic capacitors of ≥16V 10µF (C17~24), ≥16V 100nF (C25~32), and ≥16V 0.1µF to 1µF (C33~35) should also be connected between high-voltage power supply pins and corresponding floating voltage pins V_{FPX}/V_{FNX} (x=1,2), and low-voltage power supply pins for bypassing purpose. Connect those as close to the pins as possible.
- 3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
- 4. The thermal tab on the bottom of the package must be soldered to the GND.

4. Electrical Characteristics

4.1 Operating Supply Currents

Table 5 Operating Supply Currents

 $\label{eq:VLL} V_{LL}=2.5V,\ V_{DD}/V_{SS}=+/-5V,\ T_A=25^{\circ}C,\ CLK=CLKB=100MHz/0(CLKEN=0/1),\ TR[1:0]='00', \\ HV_{OUT}\ load=220pF//200\Omega,\ LV_{OUT}\ load=47pF//200\Omega,\ unless\ otherwise\ specified.$

NIa	l to		Cymah al		Spec		Linita	Conditions	
No.	ite	ms	Symbol	Min	Тур	Max	Units	Conditions	
		TP		-	0.03	-	mA	Quiescent current-1	
1	V _{LL} current	LVDS CLK	ILLQD	ı	0.13	ı	mA		
		CMOS CLK		ı	0.08	ı	mA	EN=1(Disable)	
		TP		ı	3.3	ı	mA	INx_[2:0]='000' Current mode 3 (CC[1:0]='11')	
2	V _{DD} current	LVDS CLK	I _{DDQD}	ı	3.3	1	mA	V _{PP} 1/V _{NN} 1=+/-100V	
		CMOS CLK		ı	3.3	ı	mA	V _{PP} 2/V _{NN} 2=+/-100V	
3	Vss current		IssqD	-	1.0	-	mA		
4	V _{PP} 1 current		IPP1QD	-	0.03	-	mA		
5	V _{NN} 1 current		I _{NN1QD}	ı	0.03	1	mA		
6	V _{PP} 2 current		I _{PP2QD}	ı	0.05	ı	mA		
7	V _{NN} 2 current		Inn2QD	-	0.05	-	mA		
		TP		ı	0.08	1	mA	Quiescent current-2	
8	V _{LL} current	LVDS CLK	ILLQE	ı	0.18	ı	mA		
		CMOS CLK		-	0.13	-	mA	EN=0(Enable)	
		TP		ı	4.2	ı	mA	INx_[2:0]='000' Current mode 3 (CC[1:0]='11')	
9	V _{DD} current	LVDS CLK	IDDQE	-	29	-	mA	V _{PP} 1/V _{NN} 1=+/-100V	
		CMOS CLK		ı	27	1	mA	V _{PP} 2/V _{NN} 2=+/-100V	
10	Vss current		Issqe	ı	1.6	ı	mA		
11	V _{PP} 1 current		IPP1QE	ı	0.15	ı	mA		
12	V _{NN} 1 current		I _{NN1QE}	1	0.15	-	mA		
13	V _{PP} 2 current		I _{PP2QE}	•	0.17	-	mA		
14	V _{NN} 2 current		I _{NN2QE}	ı	0.17	ı	mA		
		TP		ı	0.18	ı	mA	PW operating current	
15	V _{LL} current	LVDS CLK	ILLPW	1	0.18	-	mA		
		CMOS CLK		•	0.13	-	mA	EN=0	
		TP		ı	11	ı	mA	Current mode 3 (CC[1:0]='11') 8-channel active	
16	V _{DD} current	LVDS CLK	IDDPW	ı	37	ı	mA	Bipolar 3-level 2-cycle	
		CMOS CLK		ı	35	1	mA	P1/N1-drive	
17	V _{SS} current		Isspw	_	10	-	mA	f=5MHz, PRT=200µs	
18	V _{PP} 1 current		I _{PP1PW}	-	4.0	-	mA	V _{PP} 1/V _{NN} 1=+/-60V	
19	V _{NN} 1 current		INN1PW	-	4.6	-	mA	A VPP2/VNN2=+/-60V	
20	V _{PP} 2 current		I _{PP2PW}	-	0.17	-	mA		
21	V _{NN} 2 current		I _{NN2PW}	•	0.17	-	mA		

6

Table 5 Operating Supply Currents (continued)

	Spec		•					
No.	Ite	ms	Symbol	Min	· ·	Mov	Units	Conditions
		T		Min	Typ	Max	A	0101
22)/	TP LV/DC CLV		-	0.43 0.53	-	mA mA	CW operating current-1
22	V _{LL} current	LVDS CLK CMOS CLK	ILLCW3	-	0.33	-	mA	EN=0
				-	39	-	mA	Current mode 3 (CC[1:0]='11')
23	V _{DD} current	TP LV/DC CLV		-	60	-	mA	8-channel active
23	VDD Current	LVDS CLK	I _{DDCW3}	-	58	-	_	Bipolar 3-level Continuous
24	V _{SS} current	CMOS CLK	lassus	-	26	-	mA mA	P2/N2-drive
	V _{PP} 1 current		Isscw3	-	0.15	-	mA	f=5MHz V _{PP} 1/V _{NN} 1=+/-5V
25 26	V _{NN} 1 current		IPP1CW3	-	0.15	-	mA mA	V _{PP} 2/V _{NN} 2=+/-5V
27	V _{PP} 2 current		INN1CW3	-	171	-	mA	11127 11112 17 31
28	V _{NN} 2 current		IPP2CW3	-	173		mA	
20	VNNZ Current	TP	INN2CW3	-	0.48	-	mA	CW operating current-2
29	V _{LL} current	LVDS CLK	ILLCW2	-	0.58	-	mA	Ovv operating current-2
29	VII Current	CMOS CLK	ILLCW2		0.53		mA	EN=0
		TP		_	35		mA	Current mode 2 (CC[1:0]='10')
30	V _{DD} current	LVDS CLK	I _{DDCW2}	_	57	-	mA	8-channel active
00	V DD Carrent	CMOS CLK	IDDCW2	_	55	_	mA	Bipolar 3-level Continuous P2/N2-drive
31	V _{SS} current	CIVIOS CLIC	Isscw ₂	_	23	_	mA	f=5MHz
32	V _{PP} 1 current		IPP1CW2	_	0.15	_	mA	V _{PP} 1/V _{NN} 1=+/-5V
33	V _{NN} 1 current		Inn1cw2	_	0.15	_	mA	V _{PP} 2/V _{NN} 2=+/-5V
34	V _{PP} 2 current		IPP2CW2	_	164	_	mA	
35	V _{NN} 2 current		Inn2cw2	_	166	_	mA	
	VIIIIZ GUITGIII	TP	HHIZOWE	_	0.48	_	mA	CW operating current-3
36	VLL current	LVDS CLK	ILLCW1	_	0.58	_	mA	
		CMOS CLK		_	0.53	_	mA	EN=0
		TP		_	31	_	mA	Current mode 1 (CC[1:0]='01')
37	V _{DD} current	LVDS CLK	I _{DDCW1}	_	53	_	mA	8-channel active
		CMOS CLK		_	51	_	mA	Bipolar 3-level Continuous P2/N2-drive
38	Vss current		Isscw ₁	_	19	_	mA	f=5MHz
	V _{PP} 1 current		IPP1CW1	-	0.15	-	mA	V _{PP} 1/V _{NN} 1=+/-5V
40	V _{NN} 1 current		I _{NN1CW1}	-	0.15	-	mA	V _{PP} 2/V _{NN} 2=+/-5V
41	V _{PP} 2 current		IPP2CW1	-	153	-	mA	
42	V _{NN} 2 current		I _{NN2CW1}	-	155	-	mA	
		TP		-	0.53	-	mA	CW operating current-4
43	VLL current	LVDS CLK	ILLCW0	-	0.63	-	mA	
		CMOS CLK		-	0.58	-	mA	EN=0
		TP		-	26	-	mA	Current mode 0 (CC[1:0]='00')
44	V _{DD} current	LVDS CLK	I _{DDCW0}	-	48	-	mA	8-channel active Bipolar 3-level Continuous
		CMOS CLK		-	46	-	mA	P2/N2-drive
45	Vss current		Isscwo	-	15	-	mA	f=5MHz
46	V _{PP} 1 current		IPP1CW0	-	0.15	-	mA	V _{PP} 1/V _{NN} 1=+/-5V
47	V _{NN} 1 current		I _{NN1CW0}	-	0.15	-	mA	V _{PP} 2/V _{NN} 2=+/-5V
48	V _{PP} 2 current		IPP2CW0	-	131	-	mA	
49	V _{NN} 2 current		I _{NN2CW0}	-	133	-	mA	

4.2 Static Characteristics

Table 6 Static Characteristics

 $V_{LL} \! = \! 2.5 V, \ V_{DD} \! / \! V_{SS} \! = \! + \! / \! - \! 5 V, \ T_A \! = \! 25^{\circ} C, \ unless \ otherwise \ specified.$

Na	Itomo	Cumbal		Spec		11-34-	Conditions	
No.	Items	Symbol	Min	Тур	Max	Units	Conditions	
1	HV _{0∪⊤} x output voltage range	HV _{OUT} X	-100	-	+100	V		
			-	1.6	-	Α	P1 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V	
			-	1.6	-	Α	P2 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V	
		-					Current mode 3 (CC[1:0]='11') P2 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V	
2	HV _{0∪⊤} x high-side peak current	Іон	-	1.28	-	Α	Current mode 2 (CC[1:0]='10')	
			-	0.96	-	Α	P2 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V Current mode 1 (CC[1:0]='01')	
			-	0.64	-	Α	P2 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V Current mode 0 (CC[1:0]='00')	
3	HV _{OUT} X high-side GND clamp peak current	Іонсь	-	1.6	-	Α	N3 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V	
			-	1.6	-	Α	N1 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V	
			-	1.6	-	Α	N2 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V Current mode 3 (CC[1:0]='11')	
4	HV _{OUT} x low-side peak current	lol	-	1.28	-	Α	N2 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V Current mode 2 (CC[1:0]='10')	
			-	0.96	-	Α	N2 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V Current mode 1 (CC[1:0]='01')	
			-	0.64	1	Α	N2 active, V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V Current mode 0 (CC[1:0]='00')	
5	HV _{OUT} X low-side GND clamp peak current	lolcl	-	1.6	-	Α	P3 active, Vpp1/Vnn1=Vpp2/Vnn2=+/-60V	
			-	15	•	Ω	P1 active, I _{OH} =100mA	
			-	15	-	Ω	P2 active, I _{OH} =100mA	
6	HV _{О∪т} х high-side on-resistance	Ronh	-	17	-	Ω	Current mode 3 (CC[1:0]='11') P2 active, I _{OH} =100mA Current mode 2 (CC[1:0]='10')	
	S S		-	20	-	Ω	P2 active, I _{OH} =100mA Current mode 1 (CC[1:0]='01')	
			-	30	-	Ω	P2 active, I _{OH} =100mA Current mode 0 (CC[1:0]='00')	
7	HV _{OUT} X high-side GND clamp on-resistance	RONHCL	-	15	-	Ω	N3 active, I _{OHCL} =100mA	
		-	-	15	-	Ω	N1 active, I _{OL} =100mA	
			-	15	-	Ω	N2 active, I _{OL} =100mA Current mode 3 (CC[1:0]='11')	
8	HV _{OUT} x low-side on-resistance	Ronl	-	17	ı	Ω	N2 active, I _{OL} =100mA Current mode 2 (CC[1:0]='10')	
			-	20	-	Ω	N2 active, I _{OL} =100mA Current mode 1 (CC[1:0]='01')	
			-	30	-	Ω	N2 active, I _{oL} =100mA Current mode 0 (CC[1:0]='00')	
9	HVоuтх low-side GND clamp on-resistance	Ronlcl	-	15	-	Ω	P3 active, I _{OLCL} =100mA	
10	HV _{OUT} x off-capacitance	CHVOFF	-	34	-	pF	TX _{OUT} x=GND, TRSW=off	

8

4.3 Dynamic Characteristics

Table 7 Dynamic Characteristics

 $V_{LL} = 2.5V, \ V_{DD}/V_{SS} = +/-5V, \ V_{PP}1/V_{NN}1 = V_{PP}2/V_{NN}2 = +/-60V, \ T_A = 25^{\circ}C, \ TR[1:0] = '00', \ CC[1:0] = '11', \\ CLK = CLKB = 100MHz/0(CLKEN = 0/1), \ HV_{OUT} \ load = 220pF//200\Omega, \ LV_{OUT} \ load = 47pF//200\Omega, \ unless \ otherwise \ specified.$

					Spec				
No.	Items		Symbol	Min	Тур	Max	Units	Conditions	
1	Output frequency		fоит	-	20	-	MHz		
2	Output rise	TP mode	4.	-	28	-	ns	See Fig.5	
	propagation delay	CLK mode	t dr	-	36	•	ns		
3	Output fall	TP mode	t _{df}	-	28	-	ns		
3	propagation delay	CLK mode	Lat	-	36	-	ns		
4	Output rise	TP mode	t _{drCL}	-	28	-	ns		
	propagation delay clamp	CLK mode	tarce	-	36	-	ns		
5	Output fall	TP mode	t _{dfCL}	-	28	-	ns		
	propagation delay clamp	CLK mode	taicL	-	36	-	ns		
6	Propagation delay match	ing	Δt_{d}	-	±1	±3	ns		1
				-	19	-	ns	P1 active	
				-	19	-	ns	P2 active, CC[1:0]='11'	-
7	Output rise time		tr	-	23	-	ns	P2 active, CC[1:0]='10'	-
'	Catput nee time			-	31	-	ns	P2 active, CC[1:0]='01'	
				-	44	-	ns	P2 active, CC[1:0]='00'	
			t _{rCL}	-	10	-	ns	P3 active	See
				-	19	-	ns	N1 active	Fig.5
				-	19	-	ns	N2 active, CC[1:0]='11'	
8	Output fall time		t f	-	23	-	ns	N2 active, CC[1:0]='10'	
	Output fair time			-	31	-	ns	N2 active, CC[1:0]='01'	
				-	44	-	ns	N2 active, CC[1:0]='00'	
			t _{fCL}	-	10	-	ns	N3 active	
9	2 nd harmonic distortion		HD2	-	-40	-	dBc	Bipolar, 2-cyc, f _{out} =5MHz	
10	Pulse cancellation		HDPC	-	-40	-	dBc	See Fig.6	
10	i disc cariocilation		HDPC2	-	-40	-	dBc		
11	RMS output jitter		tJ	_	10	_	ps	Bipolar CW, four=5MHz	
	, ,		-					V _{PP} 1/V _{NN} 1= V _{PP} 2/V _{NN} 2=+/-	5V
12	Crosstalk between chann	els	XTLK	-	-70	-	dB	f _{out} =5MHz, 10V _{p-p} , HV _{out} load=50Ω	
		TP		-	28	-	ns	See Fig.7	
13	Output enable time	LVDS CLK	ten	-	115	-	ns		
		CMOS CLK		-	140	-	ns		
14	Output disable time		t _{DS}	-	36	-	ns		
15	Clock mode enable time		tclken	-	36	-	ns		
16	Clock mode disable time		tclkds	-	36	-	ns		

4.4 Integrated Peripheral Circuits Characteristics

T/R Switch

Table 8 T/R Switch Characteristics

 $V_{LL} = 2.5V, \ V_{DD}/V_{SS} = +/-5V, \ V_{PP}1/V_{NN}1 = V_{PP}2/V_{NN}2 = +/-60V, \ T_A = 25^{\circ}C, \ unless \ otherwise \ specified.$

NI-	14		0		Spec			0 177
No.	Items		Symbol	Min	Тур	Max	Units	Conditions
1	LVoutx output voltage ra	V _{ουτ} x output voltage range		-0.85	-	0.85	V	
2	TRSW on-resistance		Rontr	-	12	-	Ω	HV _{OUT} x=100mV, LV _{OUT} x=0V
3	TRSW on-capacitance		Contr	1	13	-	pF	LV _{OUT} x=0V
4	TRSW off-resistance o	n HVOUTx	Rofftrhv	1	1	-	ΜΩ	
5	TRSW off-resistance o	n LVOUTx	Rofftrlv	8	10	12	kΩ	
6	Spike voltage		V _{TRN}	-	-	50	mV₽₽	50pF// 200 Ω load on HV _{OUT} X
	on HV _{OUT} X and LV _{OUT} X	(20pF//200Ω load on LV _{OUT} X
		TR[1:0]='00'		-	300	-	ns	Logic input-to-ready for Rx signal
7	TRSW turn-on time	TR[1:0]='01'	t	ı	400	-	ns	See Fig.8
'	TROW turn-on time	TR[1:0]='10'	t _{dTRON}	ı	500	-	ns	
		TR[1:0]='11'		1	600	-	ns	
8	TRSW turn-off time		t _{dTROFF}	1	50	100	ns	See Fig.8
9	9 Tx setup time		t⊤xsu	100	_	_	ns	INx_[2:0]='100'(GND) for at least
	.x comp and		117.00	. 30				100ns before Tx burst. See Fig.8

Analog Switch

Table 9 Analog Switch Characteristics

T_A=25°C

١,	NI.	Items	Symbol		Spec			Canditiana
_	No.			Min	Тур	Max	Units	Conditions
	1	ASW on-resistance	Ronasw	-	250	-	Ω	

HV Blocking Diode

Table 10 Output HV Blocking Diode Characteristics

$T_A=25^{\circ}C$

Nia	lto voo	Curah al	Spec			l luita	Conditions
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
	Commend valte se	1/		1.0	-	V	I _F =100mA
1	Forward voltage	V_{FHVD}	-	1.2	-	V	I _F =200mA
2	Reverse voltage	VRHVD	200	ı	-	V	I _R =1µA

LV Noise-cut Diode

Table 11 Output LV Noise-cut Diode Characteristics

T_A=25°C

Na	lt	Cymbal		Spec			Conditions
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
4	F		-	1.1	-	V	I _F =100mA
1	Forward voltage	VFLVD	-	1.25	-	V	I _F =200mA

Thermal Protection

Table 12 Thermal Protection Characteristics

 $\label{eq:Vll} V_{LL}\text{=}2.5V, \ V_{DD}/V_{SS}\text{=+/-5V}, \ T_{A}\text{=}25^{o}C, \ unless \ otherwise \ specified.$

		0 1 1	Spec			11.3	0 1111	
No.	Items	Symbol	Min	Тур	Max	Units	Conditions	
1	THP pull-up voltage	V _{PUTHP}	-	-	5.25	V	Open drain	
2	THP output current	I _{THP}	-	1.0	-	mA	-	
3	THP output low voltage	VOLTHP	-	-	0.5	V	THP active, VLL=2.5V, ITHP=1mA	
4	THP temperature threshold	T _{THP}	90	110	130	°C		
5	THP reset hysteresis	THYSTHP	-	10	-	°C		

5. Switching Time Diagram





Fig.5 Propagation delay and Output rise/fall time



Example waveforms: VPP/VNN=+/-60V, f_0 =2.5MHz, 2-cycle, HV_{OUT} load=220pF//200 Ω

Fig.6 2nd harmonic distortion and Pulse cancellation

12 ABLIC Inc.




Fig.7 Output enable/disable and Clock enable/disable time




Fig.8 T/R Switch turn-on/off time

6. Truth Table and Mode Control table

Table 13 Truth table

	Logic	Inputs			Internal MOSFET state					Output state					
EN	INx_2	INx_1	INx_0	P1	N1	P2	N2	P3	N3	ASW		TRSW		TX _{OUT} x	LV _{OUT} x
				+HV1	-HV1	+HV2	-HV2	GND	GND	GND	S1	S2	S3	(internal node)	
0	0	0	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	HiZ	10kΩ
0	0	0	1	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	ON	OFF	+HV2	10kΩ
0	0	1	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	ON	HiZ	HV _{OUT} x
0	0	1	1	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	+HV1	10kΩ
0	1	0	0	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	ON	OFF	GND	10kΩ
0	1	0	1	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	ON	OFF	-HV2	10kΩ
0	1	1	0	OFF	OFF	OFF	OFF	ON	ON	ON	ON	OFF	ON	GND	$HV_{OUT}x$
0	1	1	1	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	-HV1	10kΩ
1	X	Х	Х	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	HiZ	10kΩ

Note: V_{PP}1/ V_{NN}1=+/-HV1, V_{PP}2/ V_{NN}2=+/-HV2, x=1~8

Table 14 P2/N2 drive current mode

			lout	[A]
Current Mode	CC1	CC0	P2	N2
0	0	0	0.64	0.64
1	0	1	0.96	0.96
2	1	0	1.28	1.28
3	1	1	1.6	1.6

Note:

Recommended mode is as follows:

- Current mode 2 or 3 for high-amplitude short cycle pulse waveforms, or for driving a heavy load
- Current mode 0 or 1 for low-amplitude long pulse train waveforms (e.g. CW), or for driving a light load

Table 15 TRSW S1-S2 turn-on overlap time control mode

			S1-S2 ON
TRSW Control Mode	TR1	TR0	overlap time [ns]
0	0	0	0 (default)
1	0	1	100
2	1	0	200
3	1	1	300

Note: Detailed switching time diagram is shown in Fig.8

4 ABLIC Inc.

7. Pin Configuration

Table 16 Pin Configuration

Pin#	Pin Name	I/O	Function
1	IN2_1	ı	The 2 nd significant bit of logic input of channel 2
2	IN2_2	ı	The most significant bit of logic input of channel 2
3	IN3_0	- 1	The least significant bit of logic input of channel 3
4	IN3_1	ı	The 2 nd significant bit of logic input of channel 3
5	IN3_2	ı	The most significant bit of logic input of channel 3
6	IN4_0	1	The least significant bit of logic input of channel 4
7	IN4_1	1	The 2 nd significant bit of logic input of channel 4
8	IN4_2	I	The most significant bit of logic input of channel 4
9	V_{DD}	-	Positive low voltage power supply (+5V)
10	CLK	I	Positive clock input (up to 200MHz)
11	CLKB	I	Negative clock Input (up to 200MHz)
12	GND	-	Drive power ground (0V)
13	LVDSTM	I	Control of LVDS termination between CLK and CLKB, Hi=embedded 100 Ω , Low=open (50k Ω internal pull-down resistor)
14	IN5_0	1	The least significant bit of logic input of channel 5
15	IN5_1	I	The 2 nd significant bit of logic input of channel 5
16	IN5_2	I	The most significant bit of logic input of channel 5
17	IN6_0	ı	The least significant bit of logic input of channel 6
18	IN6_1	I	The 2 nd significant bit of logic input of channel 6
19	IN6_2	I	The most significant bit of logic input of channel 6
20	IN7_0	1	The least significant bit of logic input of channel 7
21	IN7_1	I	The 2 nd significant bit of logic input of channel 7
22	IN7_2	I	The most significant bit of logic input of channel 7
23	IN8_0	I	The least significant bit of logic input of channel 8
24	IN8_1	I	The 2 nd significant bit of logic input of channel 8
25	IN8_2	I	The most significant bit of logic input of channel 8
26	LV _{OUT} 8	0	Low voltage output of channel 8
27	V _{FP} 1	-	Built-in power supply for P-MOS (P1) gate drive
28	V _{PP} 1	-	Positive high voltage power supply 1 (0 to +100V)
29	V _{PP} 1	-	Positive high voltage power supply 1 (0 to +100V)
30	V _{PP} 2	-	Positive high voltage power supply 2 (0 to +100V)
31	V _{PP} 2	-	Positive high voltage power supply 2 (0 to +100V)
32	V _{FP} 2	-	Built-in power supply for P-MOS (P2) gate drive
33	LV _{OUT} 7	0	Low voltage output of channel 7
34	GND	-	Drive power ground (0V)
35	HV _{оит} 8	0	High voltage output of channel 8
36	HV _{OUT} 7	0	High voltage output of channel 7
37	V _{FN} 1	-	Built-in power supply for N-MOS (N1) gate drive
38	LV _{OUT} 6	0	Low voltage output of channel 6
39	V _{NN} 1	ı	Negative high voltage power supply 1 (0 to -100V)
40	V _{NN} 1	-	Negative high voltage power supply 1 (0 to -100V)
41	V _{NN} 2	_	Negative high voltage power supply 2 (0 to -100V)
42	HV _{OUT} 6	0	High voltage output of channel 6

Table 16 Pin Configuration (cont.)

Pin#	Pin Name	I/O	Function
43	HV _{оит} 5	0	High voltage output of channel 5
44	$V_{NN}2$	-	Negative high voltage power supply 2 (0 to -100V)
45	V _{FN} 2	-	Built-in power supply for N-MOS (N2) gate drive
46	LV _{OUT} 5	0	Low voltage output of channel 5
47	TR0	I	Lower bit of control of T/R switch S1 and S2 turn-on overlap time (50k Ω internal pull-down resistor)
48	TR1	I	Upper bit of control of T/R switch S1 and S2 turn-on overlap time (50k Ω internal pull-down resistor)
49	CC0	I	Lower bit of control of P2/N2 drive current (50kΩ internal pull-up resistor)
50	CC1	I	Upper bit of control of P2/N2 drive current (50kΩ internal pull-up resistor)
51	Vss	-	Negative low voltage power supply (-5V)
52	V_{LL}	-	Positive voltage supply of logic input interface (1.8 to 5V)
53	GND	-	Drive power ground (0V)
54	THP	0	Thermal protection output flag, open N-MOS drain
55	EN	I	Control of drive output enable, Hi=disable, Low=enable (50kΩ internal pull-up resistor)
56	CLKEN	I	Control of clock enable, Hi=clock disable, Low=clock enable (50kΩ internal pull-up resistor)
57	CLKIF	ı	Control of clock interface, Hi=differential CMOS, Low=LVDS (50kΩ internal pull-up resistor)
58	GND	-	Drive power ground (0V)
59	GND	_	Drive power ground (0V)
60	LV _{out} 4	0	Low voltage output of channel 4
61	V _{FN} 2	_	Built-in power supply for N-MOS (N2) gate drive
62	V _{NN} 2	-	Negative high voltage power supply 2 (0 to -100V)
63	HV _{OUT} 4	0	High voltage output of channel 4
64	HV _{OUT} 3	0	High voltage output of channel 3
65	V _{NN} 2	-	Negative high voltage power supply 2 (0 to -100V)
66	V _{NN} 1	-	Negative high voltage power supply 1 (0 to -100V)
67	V _{NN} 1	-	Negative high voltage power supply 1 (0 to -100V)
68	LV _{OUT} 3	0	Low voltage output of channel 3
69	V _{FN} 1	_	Built-in power supply for N-MOS (N1) gate drive
70	HV _{OUT} 2	0	High voltage output of channel 2
71	HV _{out} 1	0	High voltage output of channel 1
72	GND	-	Drive power ground (0V)
73	LV _{OUT} 2	0	Low voltage output of channel 2
74	V _{FP} 2	_	Built-in power supply for P-MOS (P2) gate drive
75	V _{PP} 2	-	Positive high voltage power supply 2 (0 to +100V)
76	V _{PP} 2	-	Positive high voltage power supply 2 (0 to +100V)
77	V _{PP} 1	-	Positive high voltage power supply 1 (0 to +100V)
78	V _{PP} 1	-	Positive high voltage power supply 1 (0 to +100V)
79	V _{FP} 1	-	Built-in power supply for P-MOS (P1) gate drive
80	LV _{OUT} 1	0	Low voltage output of channel 1
81	IN1_0	ı	The least significant bit of logic input of channel 1
82	IN1_1	ı	The 2 nd significant bit of logic input of channel 1
83	IN1 2	ı	The most significant bit of logic input of channel 1
84	IN2_0	ı	The least significant bit of logic input of channel 2
04	IINZ_U	ı	The least significant bit of logic input of channel 2

■ Package

Table 17 Package Drawing Codes

Package Name	Dimension	Tray	Marking	Land	Packing
QFN-84(1010)B	QN084-B-P-SD	QFN10x10-T-SD	QN084-B-M-S2	QN084-B-L-SD	QN084-B-K-SD

■ Storage, Mounting

1. Storage conditions

- 1.1 The storage location should be kept at 5 to 35°C and 40 to 70% relative humidity. Keeping in a dry box is recommended. Moisture-proof property is assured for 12 months from delivery date for sealed moisture-proof packing, while it is guaranteed for 7 days from unpacked date under the condition above.
- 1. 2 When the storage conditions do not conform to those above or other conditions occur indicating moisture exposure, the ICs should be dried to avoid package cracks. A baking process at 125°C lasting for 24 hours results in sufficient dehumidification. The baking is not allowed more than twice, and the ICs should be mounted within 7 days after initial baking or within 10 days of total exposure after the second dehumidification.

2. Reflow soldering

The temperature rise may be different in the resin and a terminal part due to the reflow soldering. It is necessary to check the package surface temperature (resin) before setting the temperature profile. **Fig. 9** shows the resistance to soldering heat condition for package (Reflow method). Confirm the heat resistance of the package shown below. (Based on JEDEC J-STD-020).





Fig.9 Resistance to Soldering Heat Condition for Package (Reflow Method)


■ Important Notice

- 1. ABLIC Inc. warrants performance of its hardware products (hereinafter called "products") to the specifications applicable at the time of sale in accordance with the Product Specification. Testing and other quality control techniques are utilized to the extent ABLIC Inc. needs to meet specifications described in the Product Specification. Specific testing of all parameters of each device is not necessarily performed, except those mandated by related laws and/or regulations.
- 2. Should any claim be made within one month of product delivery about products' failure to meet performance described in the Product Specification, all the products in relevant lot(s) shall be re-tested and re-delivered. Products delivered more than one month before such claim shall not be counted for such response.
- 3. ABLIC Inc. assumes no obligation or any way of compensation should any fault about customer products and applications using ABLIC Inc. products be found in marketplace. Only in such a case fault of ABLIC Inc. is evident and products concerned do not meet the Product Specification, compensation shall be conducted if claimed within one year of product delivery up to in the way of product replacement or payment of equivalent amount.
- **4.** ABLIC Inc. reserves the right to make changes to the Product Specification at any time and to discontinue mass production of the relevant products without notice. Customers are advised before placing orders to confirm that the Product Specification of inquiry is the latest version and that the relevant product is currently on mass production status.
- 5. In no event shall ABLIC Inc. be liable for any damage that may result from an accident or any other cause during operation of the user's units according to the Product Specification. ABLIC Inc. assumes no responsibility for any intellectual property claims or any other problems that may result from applications of information, products or circuits described in the Product Specification.
- 6. No license is granted by the Product Specification under any patents or other rights of any third party or ABLIC Inc.
- 7. The Product Specification may not be reproduced or duplicated, in any form, in whole or in part, without the expressed written permission of ABLIC Inc.
- 8. Resale of ABLIC Inc. products with statements different from or beyond the parameters described in the Product Specification voids all express and any implied warranties for the products, and is an unfair and deceptive business practice. ABLIC Inc. is not responsible or liable for any such statements.
- **9.** Products (technologies) described in the Product Specification are not to be provided to any party whose purpose in their application will hinder maintenance of international peace and safety nor are they to be applied to that purpose by their direct purchasers or any third party. When exporting those products (technologies), the necessary procedures are to be taken in accordance with related laws and regulations.

■ Cautions


- 1. Customers are advised to follow the cautions below to protect products from damage caused by electrical static discharge (ESD).
 - **1.1** Material of container or any device to carry products should be free from ESD, which may be caused by vibration while transportation. It is recommended that electric-conductive container or aluminum sheet be used as an effective countermeasure.
 - **1.2** Those that touch products, such as work platform, machine, or measurement/test equipment, should be grounded.
 - 1.3 Those who deal with products should be grounded through a large series impedance around $100k\Omega$ to $1M\Omega$
 - **1.4** Prevent friction with other materials made with high polymer.
 - **1.5** Prevent vibration or friction when carrying the printed circuit board (PCB) where products are mounted. To short circuit terminals is a recommended countermeasure to keep the same electric potential on the PCB.
 - **1.6** Avoid dealing with or storing products in an extremely arid environment.
- 2. "Absolute maximum ratings" should never be exceeded during use regardless of any change in external conditions. Otherwise, products may be damaged or destroyed. In no event shall ABLIC Inc. be liable for any failure in products or any secondary damage resulting from use at a value exceeding the absolute maximum ratings.
- 3. Products may experience failures due to accident or unexpected surge voltages. Accordingly, adopt safe design features, such as redundancy or prevention of erroneous action, to avoid extensive damage in the event of a failure. (If a semiconductor device fails, there may be cases in which the semiconductor device, wiring or wiring pattern will emit smoke or cause a fire or in which the semiconductor device will burst.)
- 4. Products may experience failures or malfunction in poor surroundings, such as electrical leakage in products due to long-term use in high humidity, malfunctioning or permanent damage due to chemical reaction of products in corrosive environment or due to discharge by strongly charged object near products or due to excessive mechanical shock. To use products in radiation environment is not assumed. To use products near material easy to ignite may cause a fire due to its flammable package. Avoid using products in such environment or take appropriate countermeasures depending on the environment.
- 5. Products are not designed, manufactured, or warranted to be suitable for use where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment, life-support-related medical equipment, fuel control equipment and various kinds of safety equipment). Inclusion of products in such application shall be fully at the risk of customers. ABLIC Inc. assumes no liability for applications assistance, customer product design, or performance.







No. QN084-B-P-SD-2.0

TITLE	QFN84-B-PKG Dimensions		
No.	QN084-B-P-SD-2.0		
ANGLE	\oplus		
UNIT	mm		
ABLIC Inc.			






(Direction of IC in tray)



No. QFN10x10-T-SD-1.0

TITLE	QFN10x10-B-Tray		
No.	QFN10x10-T-SD-1.0		
ANGLE		QTY.	168
UNIT	mm		
ABLIC Inc.			



(1) : Year of assembly

(2) : Month of assembly

(3) : Week of assembly


(4) to (13) : Product code

(14) to (23): Quality control code


(A) : 1-pin mark

No. QFN84-B-M-S2-1.0

TITLE	QFN84-B-Markings (S-UM5586)			
No.	QN084-B-M-S2-1.0			
ANGLE				
UNIT	TYPE LASER			
ABLIC Inc.				



TITLE	QFN84-B -Land Recommendation		
No.	QN084-B-L-SD-2.0		
ANGLE			
UNIT	mm		
ABLIC Inc.			



No. QN084-B-K-SD-1.0

TITLE	QFN84-B -Packing Procedure		
No.	QN084-B-K-SD-1.0		
ANGLE			
UNIT			
ABLIC Inc.			

Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
 - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

