

HDL6V5582

Rev.2.1 00

OCTAL ±100V 1.8A ULTRASOUND PULSER

www.ablic.com

© ABLIC Inc., 2017-2024

The ABLIC Inc. HDL6V5582 is an eight-channel, high-voltage, high-speed fully-integrated pulser for medical ultrasound imaging applications. The HDL6V5582 consists of logic interface, level translators, MOSFET gate drive buffers with internally-generated floating voltage supplies, and high-voltage, high-current MOSFETs for pulsing and active ground damping for each channel.

Functions

The HDL6V5582 can be used as

- 8-channel, 3-level pulser with active ground damping with 2-input per channel
- 4-channel, 5-level pulser with active ground damping with 3-input per channel

Features

- 0 to ±100V output voltage
- ±1.8A source and sink peak current for pulsing with output blocking high-voltage (HV) diodes
- ±0.5A source and sink peak current for active ground damping with output blocking HV diodes
- 25Ω (±0.5A) active high-voltage clamping without output blocking HV diodes (analog SW type)
- 500Ω (±0.05A) active ground damping without output blocking HV diodes (analog SW type)
- Internally-generated floating voltage supplies to the gate drive buffers
- 3-to-5 decoder with clock/transparent mode control for 5-level operation
- Up to 20MHz operation frequency (@±60V output, 220pF load)
- 1.8V to 5V CMOS logic interface
- · 4-mode output drive current control for power saving
- Thermal protection
- Latch-up free, less crosstalk between channels (SOI CMOS technology)
- 52-lead 8mm x 8mm QFN package (RoHS compliant)




Fig.1 Block diagram

1. Absolute Maximum Ratings

 $T_A=25^{\circ}C$ unless otherwise noted.

Table 1 Absolute Maximum Ratings

No.	Items	Symbol	Value	Units
1	Positive logic supply	VLL	-0.4 to +7	V
2	Positive logic and level translator supply	V _{DD}	-0.4 to +7	V
3	Negative logic and level translator supply	Vss	-7 to +0.4	V
4	Positive high voltage supplies (x=1,2)	V _{PP} x	-0.5 to +105	V
5	Negative high voltage supplies (x=1,2)	V _{NN} x	-105 to +0.5	V
6	Differential high voltage supplies (x=1,2)	Vpp x- Vnn x	+210	V
7	High voltage outputs (x=1~8)*	HVoutx	-105 to +105	V
8	THP (THermal Protection) output	THP	-0.4 to +7	V
9	All logic input voltages (x=1~8)	P _{IN} X, N _{IN} X, EN, CLK, CLKEN, CC1, CC0, ATHP, MODE	-0.4 to +7	V
10	Operating junction temperature	TJop	-20 to +150	°C
11	Storage temperature	Тѕтс	-55 to +150	°C
12	Maximum power dissipation	P _{Dmax}	4	W

Note: Stresses beyond the absolute maximum ratings may cause permanent damage to the product.

2. Operating Supply Voltages, Conditions, and Circuits (Recommended)

2.1 Operating Supply Voltages and Conditions

	Table 2 Recommended	Voltages	and Co	phaitior	าร		
No	Items	Symbol	Min	Тур	Max	Units	Condition
1	Logic voltage supply	V _{LL}	2.4	2.5 to 5	V _{DD}	V	Clock mode(≤80MHz)
			2.6	2.7 to 5	V _{DD}	V	Clock mode(≤100MHz)
			1.7	1.8 to 5	VDD	V	Transparent mode
2	Positive low voltage supply	V _{DD}	4.75	5	5.25	V	
3	Negative low voltage supply	Vss	-5.25	-5	-4.75	V	
4	Positive high voltage supplies (x=1,2)	V _{PP} x	0	-	100	V	
5	Negative high voltage supplies (x=1,2)	V _{NN} x	-100	-	0	V	
6	Differential high voltage supplies (x=1,2)	Vpp x- V _{NN} x	0	-	200	V	
7	High-level logic input voltage	VIH	0.8V _{LL}	-	VLL	V	
8	Low-level logic input voltage	VIL	0	-	0.2VLL	V	
9	IC substrate voltage *	Vsub	-	0	-	V	
10	Slew rate limit of VPPx, VNNx (x=1,2)	SRMAX	-	-	25	V/ms	
11	Operating free-air temperature	TA	0	25	75	°C	

Table 2 Recommended Operating Supply Voltages and Conditions

Note: * Substrate bottom is internally connected to the central thermal pad on the bottom of the package. It must be soldered to the ground.

2.2 Power-Up/Down Sequence

Power-Up Sequence

1	VLL
2	V _{DD} , V _{SS}
3	Set EN=1 *
4	Vpp1, Vpp2, Vnn1, Vnn2
5	Logic control signals

Power-Down Sequence

1	Set EN=1 *
2	Vpp1, Vpp2, Vnn1, Vnn2
3	V _{DD} , V _{SS}
4	VLL

High-voltage Change Sequence during Power-ON

1	Set EN=1 *
2	Change Vpp1, Vpp2, Vnn1, Vnn2
3	Logic control signals

Note:

* If CLKEN=0 (clock mode), it is required to set EN=1 before applying high voltages in order to avoid failure. EN=1 sets HV_{OUT}x to high-impedance (HiZ) regardless of clock state.

If CLKEN=1 (transparent mode), it is also workable to set PINX=NINX=0 instead of EN=1.

Note:

It is indispensable to avoid the occurrence of the excessive voltage beyond the maximum rating in applying and cutting of the power supplies.

2.3 Application Circuits

(a) 8-channel 3-level pulser with active ground damping (MODE=1)

Clock mode (CLKEN=0) is not available in 8-channel 3-level operation (MODE=1)




Fig. 2-(a) Typical Application Circuit-1

Note:

- High-voltage power supply pins, V_{PPX}/V_{NNX} (x=1,2), can draw fast transient currents up to ±1.8A. Therefore, ceramic capacitors of over 200V 0.1uF to 1uF (C1~8) should be connected as close to the pins as possible for bypassing purpose. Ceramic capacitors of over 15V 0.1uF to 1uF (C13~15) should also be connected close to the low-voltage power supply pins, V_{LL}/V_{DD}/V_{SS}.
- Ceramic capacitors of over 15V 0.1uF to 1uF (C9~12) should be connected between each floating voltage pin (V_{FP}x/V_{FN}x) and high-voltage power supply pin for bypassing purpose. Connect those as close to the pins as possible.
- 3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
- 4. The thermal tab on the bottom of the package must be soldered to the GND.
- 5. **[PRECAUTION]** External high-voltage clamp diodes between HV_{OUT}x and V_{PP}x/V_{NN}x as shown in Fig.2-(a) are strongly recommended to avoid excessive voltage overshoot caused by a reflection from a probe.

2.3 Application Circuits (Cont.)

(b) 4-channel 5-level pulser with active ground damping (MODE=0)




Fig. 2-(b) Typical Application Circuit-2

Note:

- High-voltage power supply pins, V_{PPX}/V_{NNX} (x=1,2), can draw fast transient currents up to ±1.8A. Therefore, ceramic capacitors of over 200V 0.1uF to 1uF (C1~8) should be connected as close to the pins as possible for bypassing purpose. Ceramic capacitors of over 15V 0.1uF to 1uF (C13~15) should also be connected close to the low-voltage power supply pins, V_{LL}/V_{DD}/V_{SS}.
- Ceramic capacitors of over 15V 0.1uF to 1uF (C9~12) should be connected between each floating voltage pin (V_{FP}x/V_{FN}x) and high-voltage power supply pin for bypassing purpose. Connect those as close to the pins as possible.
- 3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
- 4. The thermal tab on the bottom of the package must be soldered to the GND.
- 5. **[PRECAUTION]** External high-voltage clamp diodes between HV_{OUT}x and V_{PP}1/V_{NN}1(highest voltage) as shown in Fig.2-(b) are strongly recommended to avoid excessive voltage overshoot caused by a reflection from a probe.

3. Electrical Characteristics

3.1 MODE=1 (8-channel 3-level pulser with active ground damping)

DC Characteristics

Table 3 DC Characteristics

V_{LL}=3.3V, V_{DD}=5V, V_{SS}=-5V, T_A=25°C, 220pF//1kΩ load, MODE=1, CLK=0, CLKEN=1, unless otherwise specified.

				Spec			Conditions	
No.	Items	Symbol	Min	Тур	Max	Units	Conditions	
4			-10	-	10	μA	P _{IN} x, N _{IN} x, EN, CC1, CC0, CLK, CLKEN, MODE	
1	Input logic high current	Ін	-	66	-	μA	ATHP 50kΩ internal pull-down resistor	
			-10	-	10	μA	PINX, NINX, CLK, ATHP	
2	Input logic low current	lι∟	-	66	-	μA	EN, CC1, CC0, CLKEN, MODE 50kΩ internal pull-up resistor	
3	Input logic capacitance	CIN	-	2	-	pF	-	
4	V _{LL} current	ILLQD	-	0.5	-	μA	Quiescent current-1	
5	VDD current	Iddqd	-	2.0	-	mA	EN=1(Disable), ATHP=0	
6	Vss current	Issqd	-	1.0	-	mA	Current mode=4	
7	V _{PP} 1 current	IPP1QD	-	0.2	-	mA	V _{PP} 1/V _{NN} 1=+/-100V	
8	V _{NN} 1 current	INN1QD	-	0.2	-	mA	V _{PP} 2/V _{NN} 2=+/-100V	
9	V _{PP} 2 current	IPP2QD	-	0.2	-	mA		
10	VNN2 current	Inn2qd	I	0.2	-	mA		
11	V _{LL} current	ILLQE	-	66	-	μA	Quiescent current-2	
12	V _{DD} current	IDDQE	-	8.0	-	mA	EN=0(Enable), ATHP=0	
13	Vss current	ISSQE	-	7.5	-	mA	Current mode=4	
14	V _{PP} 1 current	IPP1QE	-	1.3	-	mA	V _{PP} 1/V _{NN} 1=+/-100V	
15	VNN1 current	INN1QE	I	1.4	-	mA	V _{PP} 2/V _{NN} 2=+/-100V	
16	V _{PP} 2 current	IPP2QE	-	1.3	-	mA	P _{IN} x=1, N _{IN} x=1 (x=1~8)	
17	V _{NN} 2 current	I _{NN2QE}	-	1.4	-	mA		
18	VLL current	Illpw	-	75	-	μA	Operating current-1	
19	V _{DD} current	IDDPW	-	8.1	-	mA	8-channel active	
20	Vss current	Isspw	-	7.6	-	mA	Bipolar 1-cycle f=5MHz, PRT=200µs	
21	V _{PP} 1 current	PP1PW	-	1.8	-	mA	V _{PP} 1/V _{NN} 1=+/-60V	
22	V _{NN} 1 current	INN1PW	-	2.2	-	mA	Vpp2/Vnn2=+/-60V	
23	Vpp2 current	PP2PW	-	1.8	-	mA	EN=0, ATHP=0	
24	V _{NN} 2 current	I _{NN2PW}	-	2.2	-	mA	Current mode=4	

Rev.2.	1 00

		Spec						
No.	Items	Symbol	Min	Тур	Max	Units	Conditions	
25	V _{LL} current	ILLCW4	-	0.49	-	mA	Operating current-2	
26	V _{DD} current	IDDCW4	-	60	-	mA	8-channel active Bipolar Continuous Wave	
27	Vss current	Isscw4	-	60	-	mA	Current mode=4	
28	V _{PP} 1 current	IPP1CW4	-	90	-	mA	f=5MHz V _{PP} 1/V _{NN} 1=+/-5V	
29	V _{NN} 1 current	INN1CW4	-	88	-	mA	Vpp2/Vnn2=+/-5V	
30	Vpp2 current	PP2CW4	-	90	-	mA	EN=0, ATHP=0	
31	V _{NN} 2 current	INN2CW4	-	88	-	mA		
32	V _{LL} current	Illcw3	-	0.56	-	mA	Operating current-3	
33	VDD current	Іррсмз	-	55	-	mA	8-channel active Bipolar Continuous Wave	
34	Vss current	Isscw3	-	53	-	mA	Current mode=3	
35	V _{PP} 1 current	IPP1CW3	-	86	-	mA	f=5MHz Vpp1/Vnn1=+/-5V	
36	VNN1 current		-	84	-	mA	Vpp2/Vnn2=+/-5V	
37	V _{PP} 2 current	IPP2CW3	-	86	-	mA	EN=0, ATHP=0	
38	V _{NN} 2 current	Ілл2сw3	-	84	-	mA		
39	V∟∟ current	ILLCW2	-	0.56	-	mA	Operating current-4 8-channel active	
40	V _{DD} current	IDDCW2	-	51	-	mA	Bipolar Continuous Wave	
41	Vss current	Isscw2	-	47	-	mA	Current mode=2 f=5MHz	
42	V _{PP} 1 current	IPP1CW2	-	82	-	mA	VPP1/VNN1=+/-5V	
43	V _{NN} 1 current	INN1CW2	-	80	-	mA	V _{PP} 2/V _{NN} 2=+/-5V	
44	V _{PP} 2 current	IPP2CW2	-	82	-	mA	EN=0, ATHP=0	
45	V _{NN} 2 current	I _{NN2CW2}	-	80	-	mA		
46	V _{LL} current	ILLCW1	-	0.62	-	mA	Operating current-5 8-channel active	
47	V _{DD} current	IDDCW1	-	46	-	mA	Bipolar Continuous Wave	
48	Vss current	Isscw1	-	41	-	mA	Current mode=1 f=5MHz	
49	VPP1 current	IPP1CW1	-	75	-	mA	VPP1/VNN1=+/-5V	
50	V _{NN} 1 current	INN1CW1	-	74	-	mA	V _{PP} 2/V _{NN} 2=+/-5V	
51	VPP2 current	IPP2CW1	-	75	-	mA	EN=0, ATHP=0	
52	V _{NN} 2 current	INN2CW1	-	74	-	mA		

Table 3 DC Characteristics (cont.)

AC Characteristics

Table 4 AC Characteristics

V_{LL}=3.3V, V_{DD}=5V, V_{SS}=-5V, T_A=25°C, 220pF//1kΩ load, EN=0, 8-channel active, unless otherwise specified.

No.	Itomo	Spec Spec			Linita	Conditions	
INO.	Items	Symbol	Min	Тур	Max	Units	Conditions
1	Delay time on outputs rise	t _{dr(on)}	-	44	-	ns	Bipolar half cycle
2	Delay time on outputs fall	t _{df(on)}	-	44	-	ns	f=5MHz, PRT=200µs
3	Delay time off outputs rise	t _{dr(off)}	-	44	-	ns	V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V Current mode=4
4	Delay time off outputs fall	t _{df(off)}	-	44	-	ns	See Fig.3
5	t _{dr(on)} -t _{df(on)} Delay time matching	$\Delta t_{\text{delay(on)}}$	-	±1		ns	
6	tdr(off)-tdf(off) Delay time matching	$\Delta t_{\text{delay(off)}}$	-	±1		ns	
7	Output frequency range	fouт	-	-	20	MHz	Bipolar 2-cycle
8	Output rise time	tr	-	18	-	ns	f=5MHz, PRT=200µs
9	Output fall time	t _f	-	18	-	ns	V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-60V Current mode=4
10	Second harmonic distortion	HD2	-	-40	-	dBc	See Fig.4
11	Delay jitter on rise or fall	t _{Jr} , t _{Jf}	-	20	-	ps	Bipolar Continuous, f=5MHz V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-5V Current mode=1, See Fig.5
12	Enable time	t _{EN}	-	44	-	ns	EN fall edge to output burst
13	Disable time	t _{DIS}	-	80	-	ns	EN rise edge to no output

Thermal Protection Characteristics

Table	5	Thermal	Protection	Characteristics
10010	~	1 Horna	1 10100000	ondiadatione

Nia	lite or e	Ourseland		Spec	-		
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
1	THP pull-up voltage	VPUTHP	-	-	5.25	V	Open drain
2	THP output current	Ithp	-	1.0	-	mA	-
3	THP output low voltage	Volthp	-	-	1.0	V	V _{LL} =3.3V, I _{THP} =1mA
4	THP temperature threshold	T _{THP}	90	110	130	°C	
5	THP reset hysteresis	THYSTHP	-	10	-	°C	

Device Characteristics

Table 6 Output P-Channel MOSFET Characteristics

T _A =	25°C	•					
No.	Items	Symbol		Spec		Units	Conditions
INO.			Min	Тур	Max		
1	Output saturation current	ΙουτΡ	-	-1.8	-	Α	Vgs=-5V, Vds=-100V
2	Channel resistance	RonP	-	7	-	Ω	Vgs=-5V, Id=-0.5A
3	Output capacitance	CossP	-	30	_	pF	Vgs=0V, Vds=-10V, f=1MHz

Note: These items above are not tested when shipped.

ABLIC Inc.

Table 7 Output N-Channel MOSFET Characteristics

T_A=25°C

Na	lite and a	o		Spec		Linita	Conditions	
No.	Items	Symbol	Min	Тур	Max	Units	Conditions	
1	Output saturation current	IoutN	-	1.8	-	Α	Vgs=5V, Vds=100V	
2	Channel resistance	RonN	-	7	-	Ω	Vgs=5V, Id=0.5A	
3	Output capacitance	CossN	-	10	-	pF	Vgs=0V, Vds=10V, f=1MHz	

Note: These items above are not tested when shipped.

Table 8 Output P-Channel Damp MOSFET Characteristics

TA=25°C											
Items	Overale al		Spec		Linita	Conditions					
	Symbol	Min	Тур	Max	Units	Conditions					
Output saturation current	ΙουτΡα	-	-0.5	-	Α	Vgs=-5V, Vds=-100V					
Channel resistance	RonPd	-	25	-	Ω	Vgs=-5V, Id=-0.1A					
Output capacitance	CossPD	-	8	-	pF	Vgs=0V, Vds=-10V, f=1MHz					
	Items Output saturation current Channel resistance	Items Symbol Output saturation current IouTPD Channel resistance RoNPD	Items Symbol Min Output saturation current IourPD Channel resistance RonPD	ItemsSymbolSpecMinTypOutput saturation currentIouTPD-Channel resistanceRoNPD-	Items Symbol Spec Min Typ Max Output saturation current IouTPD - -0.5 - Channel resistance RoNPD - 25 -	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$					

Note: These items above are not tested when shipped.

Table 9 Output N-Channel Damp MOSFET Characteristics

T _A =25°C												
Items	Overal al		Spec		Linita	Conditions						
	Symbol	Min	Тур	Max	Units	Conditions						
Output saturation current	Iout N d	-	0.5	-	А	Vgs=5V, Vds=100V						
Channel resistance	RonNd	-	25	-	Ω	Vgs=5V, Id=0.1A						
Output capacitance	CossND	-	3	-	pF	Vgs=0V, Vds=10V, f=1MHz						
	Items Output saturation current Channel resistance	Items Symbol Output saturation current IouTND Channel resistance RonND	Items Symbol Min Output saturation current IouTND Channel resistance RonND	ItemsSymbolSpecMinTypOutput saturation currentIouTND-Channel resistanceRoNND-	ItemsSymbolSpecMinTypMaxOutput saturation currentIouTND-0.5-Channel resistanceRoNND-25-	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$						

Note: These items above are not tested when shipped.

Table 10 Active Clamper/Damper Characteristics

TA=25°C

Nia	Items	Curren al		Spec		Linita	Conditions
No.		Symbol	Min	Тур	Max	Units	Conditions
1	On-state resistance (Px _C)	RONPC	-	25	-	Ω	Vgs=-5V, Id=-0.1A
2	On-state resistance (Nxc)	RONNC	-	25	-	Ω	Vgs=5V, Id=0.1A
3	On-state resistance (Gx⊳)	Rongd	-	500	-	Ω	Vgs=5V, Id=0.01A

Note: These items above are not tested when shipped.

Table 11 Output HV Diode Characteristics

TA=25°C

Nia	Items	Quinch of		Spec		Linita	Conditions
No.		Symbol	Min	Тур	Max	Units	Conditions
1	Forward voltage	VFDHV	-	1.0	-	V	I _F =100mA
2	Reverse voltage	VRDHV	200	-	-	V	I _R =1µA

Note: These items above are not tested when shipped.

3.2.1 Clock Mode (CLKEN=0)

DC Characteristics

Table 12 DC Characteristics (Clock mode)

 $V_{LL}=3.3V, V_{DD}=5V, V_{SS}=-5V, T_{A}=25^{\circ}C, 220pF//1k\Omega \text{ load}, MODE=0, CLK=100MHz, CLKEN=0, unless otherwise specified.}$

NL	lite we e	Quarte et		Spec		1.1	Quan ditti un a
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
4			-10	-	10	μA	INx_2, INx_1, INx_0, EN, CC1, CC0, CLK, CLKEN, MODE
1	Input logic high current	Ін	-	66	-	μA	ATHP 50kΩ internal pull-down resistor
2	Input logic low current	lι∟	-10	-	10	μA	INx_2, INx_1, INx_0, CLK, ATHP
2	Input logic low current	ΠL	-	66	-	μA	EN, CC1, CC0, CLKEN, MODE 50kΩ internal pull-up resistor
3	Input logic capacitance	CIN	-	2	-	pF	-
4	V _{LL} current	ILLQD	-	0.62	-	mA	Quiescent current-1
5	V _{DD} current	IDDQD	-	7.0	-	mA	EN=1(Disable), ATHP=0
6	Vss current	Issqd	-	1.0	-	mA	Current mode=4
7	V _{PP} 1 current	IPP1QD	-	0.20	-	mA	V _{PP} 1/V _{NN} 1=+/-100V
8	V _{NN} 1 current	INN1QD	-	0.20	-	mA	V _{PP} 2/V _{NN} 2=+/-100V
9	V _{PP} 2 current	IPP2QD	-	0.20	-	mA	
10	V _{NN} 2 current	Inn2qd	-	0.20	-	mA	
11	VLL current	ILLQE	-	0.67	-	mA	Quiescent current-2
12	V _{DD} current	IDDQE	-	13	-	mA	EN=0(Enable), ATHP=0
13	Vss current	Issqe	-	7.5	-	mA	Current mode=4
14	VPP1 current	I PP1QE	-	1.3	-	mA	V _{PP} 1/V _{NN} 1=+/-100V
15	V _{NN} 1 current	INN1QE	-	1.4	-	mA	V _{PP} 2/V _{NN} 2=+/-100V
16	V _{PP} 2 current	IPP2QE	-	1.3	-	mA	INx_2=1, INx_1=0, INx_0=0
17	V _{NN} 2 current	I _{NN2QE}	-	1.4	-	mA	(x=1~4)
18	V _{LL} current	ILLPW	-	0.77	-	mA	Operating current-1
19	VDD current	Iddpw	-	17	-	mA	4-channel active Bipolar 3-level 1-cycle
20	Vss current	Isspw	-	7.6	-	mA	f=5MHz, PRT=200µs
21	V _{PP} 1 current	IPP1PW	-	1.9	-	mA	V _{PP} 1/V _{NN} 1=+/-60V
22	V _{NN} 1 current	INN1PW	_	2.4	-	mA	V _{PP} 2/V _{NN} 2=+/-60V
23	V _{PP} 2 current	IPP2PW	-	1.3	-	mA	EN=0, ATHP=0
24	Vพv2 current	INN2PW	-	1.4	-	mA	Current mode=4

			Spec				
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
25	V _{LL} current	Illpw	-	0.77	-	mA	Operating current-2
26	V _{DD} current	IDDPW	-	17	-	mA	4-channel active Bipolar 5-level 1-cycle
27	Vss current	ISSPW	-	7.8	-	mA	f=4.2MHz, PRT=200µs
28	V _{PP} 1 current	IPP1PW	-	1.7	-	mA	V _{PP} 1/V _{NN} 1=+/-60V
29	V _{NN} 1 current	I _{NN1PW}	-	1.9	-	mA	Vpp2/Vnn2=+/-30V
30	V _{PP} 2 current	IPP2PW	-	1.5	-	mA	EN=0, ATHP=0
31	V _{NN} 2 current	I _{NN2PW}	-	1.8	-	mA	Current mode=4 See Fig.9
32	V _{LL} current	ILLCW4	-	1.0	-	mA	Operating current-3
33	VDD current	IDDCW4	-	43	-	mA	4-channel active Bipolar 3-level Continuous
34	Vss current	Isscw4	-	33	-	mA	Current mode=4
35	V _{PP} 1 current	IPP1CW4	-	100	-	mA	f=5MHz V _{PP} 1/V _{NN} 1=+/-5V
36	V _{NN} 1 current	INN1CW4	-	96	-	mA	VPP1/VNN1=+/-5V VPP2/VNN2=+/-5V
37	V _{PP} 2 current	IPP2CW4	-	1.3	-	mA	
38	VNN2 current	INN2CW4	-	1.4	-	mA	EN=0, ATHP=0
39	V _{LL} current	ILLCW3	-	1.1	-	mA	Operating current-4
40	V _{DD} current	IDDCW3	-	40	-	mA	4-channel active Bipolar 3-level Continuous
41	Vss current	Isscw3	-	30	-	mA	Current mode=3
42	V _{PP} 1 current	IPP1CW3	-	95	-	mA	f=5MHz Vpp1/Vnn1=+/-5V
43	V _{NN} 1 current	INN1CW3	-	92	-	mA	VPP1/VNN1=+/-5V VPP2/VNN2=+/-5V
44	V _{PP} 2 current	IPP2CW3	-	1.2	-	mA	
45	V _{NN} 2 current	Inn2CW3	-	1.3	-	mA	EN=0, ATHP=0
46	V∟∟ current	ILLCW2	-	1.1	-	mA	Operating current-5
47	V _{DD} current	IDDCW2	-	38	-	mA	4-channel active Bipolar 3-level Continuous
48	Vss current	Isscw2	-	27	-	mA	Current mode=2
49	V _{PP} 1 current	IPP1CW2	-	89	-	mA	f=5MHz V _{PP} 1/V _{NN} 1=+/-5V
50	V _{NN} 1 current	INN1CW2	-	87	-	mA	VPP1/VNN1=+/-5V VPP2/VNN2=+/-5V
51	VPP2 current	IPP2CW2	-	1.1	-	mA	
52	V _{NN} 2 current	INN2CW2	-	1.2	-	mA	EN=0, ATHP=0
53	V _{LL} current	ILLCW1	-	1.2	-	mA	Operating current-6
54	V _{DD} current	IDDCW1	-	35	-	mA	4-channel active Bipolar 3-level Continuous
55	Vss current	Isscw1	-	23	-	mA	Current mode=1
56	VPP1 current	IPP1CW1	-	82	-	mA	f=5MHz V _{PP} 1/V _{NN} 1=+/-5V
57	V _{NN} 1 current	INN1CW1	-	81	-	mA	VPP1/VNN1=+/-5V VPP2/VNN2=+/-5V
58	V _{PP} 2 current	IPP2CW1	-	1.0	-	mA	
59	VNN2 current	INN2CW1	-	1.1	-	mA	EN=0, ATHP=0

Table 12 DC Characteristics (Clock mode; cont.)

AC Characteristics

Table 13 AC Characteristics (Clock mode)

 V_{LL} =3.3V, V_{DD} =5V, V_{SS} =-5V, T_A =25°C, 220pF//1k Ω load, MODE=0, EN=0, CLK=100MHz, CLKEN=0, 4-channel active, unless otherwise specified.

Nia	lteres	Currents of		Spec		1 1	Quer d'itiene
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
1	Input clock frequency	fclk	-	100	-	MHz	See Fig.6
2	Duty cycle	D	40	50	60	%	D= τ /T
3	Setup time	tsu	0.0	-	-	ns	
4	Hold time	thold	4.0	-	-	ns	
5	Delay time on outputs rise	t _{dr(on)}	-	57	-	ns	Bipolar 3-level half cycle
6	Delay time on outputs fall	t _{df(on)}	-	57	-	ns	f=5MHz, PRT=200µs Vpp1/Vnn1=Vpp2/Vnn2=+/-60V
7	Delay time off outputs rise	t _{dr(off)}	-	57	-	ns	Current mode=4
8	Delay time off outputs fall	tdf(off)	-	57	-	ns	See Fig.7
9	$ t_{dr(on)}-t_{df(on)} $ Delay time matching	$\Delta t_{\text{delay(on)}}$	-	±1	±3	ns	
10	$ t_{dr(off)}-t_{df(off)} $ Delay time matching	$\Delta t_{\text{delay(off)}}$	-	±1	±3	ns	
11	Output frequency range	fouт	-	-	20	MHz	Bipolar 3-level 2-cycle
12	Output rise time	tr	-	19	-	ns	f=5MHz, PRT=200µs Vpp1/Vnn1=Vpp2/Vnn2=+/-60V
13	Output fall time	tr	-	19	-	ns	Current mode=4
14	Second harmonic distortion	HD2	-	-40	-	dBc	See Fig.8
15	Second harmonic distortion	HD2	-	-40	-	dBc	Bipolar 5-level 1-cycle, f=4.2MHz PRT=200µs, Current mode=4 V _{PP} 1/V _{NN} 1=+/-60V V _{PP} 2/V _{NN} 2=+/-30V, See Fig.9
16	Delay jitter on rise or fall	t _{Jr} , t _{Jf}	-	20	-	ps	Bipolar Continuous, f=5MHz V _{PP} 1/V _{NN} 1=V _{PP} 2/V _{NN} 2=+/-5V Current mode=1, See Fig.10
17	Enable time	t _{EN}	-	57	-	ns	EN fall edge to output burst
18	Disable time	t _{DIS}	-	80	-	ns	EN rise edge to no output

See Table 5 through 11 for the characteristics of Thermal Protection, and Devices.

3.2.2 Transparent Mode (CLKEN=1, CLK=0)

Table 14 DC Characteristics (Transparent mode)

 $V_{LL}=3.3V, V_{DD}=5V, V_{SS}=-5V, T_{A}=25^{\circ}C, 220pF//1k\Omega \text{ load, MODE=0, CLK=0, CLKEN=1, unless otherwise specified.}$

				Spec Ur			
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
4			-10	-	10	μA	INx_2, INx_1, INx_0, EN, CC1, CC0, CLK, CLKEN, MODE
1	Input logic high current	Іін	-	66	-	μA	ATHP 50 k Ω internal pull-down resistor
2	Input logic low current	lı,	-10	-	10	μA	INx_2, INx_1, INx_0, CLK, ATHP
2		""	-	66	-	μA	EN, CC1, CC0, CLKEN, MODE 50kΩ internal pull-up resistor
3	Input logic capacitance	CIN	-	2	-	pF	-
4	VLL current	Illqd	-	66	-	μA	Quiescent current-1
5	V _{DD} current	Iddqd	-	2.0	-	mA	EN=1(Disable), ATHP=0
6	Vss current	Issqd	-	1.0	-	mA	Current mode=4
7	VPP1 current	PP1QD	-	0.20	-	mA	$V_{PP}1/V_{NN}1=+/-100V$
8	V _{NN} 1 current	I _{NN1QD}	-	0.20	-	mA	Vpp2/V _{NN} 2=+/-100V
9	VPP2 current	IPP2QD	-	0.20	-	mA	
10	V _{NN} 2 current	INN2QD	-	0.20	-	mA	
11	V _{LL} current	ILLQE	-	0.14	-	mA	Quiescent current-2
12	VDD current	Iddqe	-	8.0	-	mA	EN=0(Enable), ATHP=0
13	Vss current	ISSQE	-	7.5	-	mA	Current mode=4
14	V _{PP} 1 current	PP1QE	-	1.3	-	mA	V _{PP} 1/V _{NN} 1=+/-100V
15	V _{NN} 1 current	I _{NN1QE}	-	1.4	-	mA	V _{PP} 2/V _{NN} 2=+/-100V
16	V _{PP} 2 current	IPP2QE	-	1.3	-	mA	INx_2=1, INx_1=0, INx_0=0
17	VNN2 current	INN2QE	-	1.4	-	mA	(x=1~4)
18	V _{LL} current	ILLPW	-	0.14	-	mA	Operating current-1
19	V _{DD} current	IDDPW	-	8.1	-	mA	4-channel active Bipolar 3-level 1-cycle
20	Vss current	Isspw	-	7.6	-	mA	f=5MHz, PRT=200µs
21	V _{PP} 1 current	IPP1PW	-	1.9	-	mA	V _{PP} 1/V _{NN} 1=+/-60V
22	VNN1 current	INN1PW	-	2.4	-	mA	V _{PP} 2/V _{NN} 2=+/-60V
23	V _{PP} 2 current	IPP2PW	-	1.3	-	mA	EN=0, ATHP=0
24	V _{NN} 2 current	INN2PW	-	1.4	-	mA	Current mode=4

OCTAL ±100V 1.8A ULTRASOUND PULSER HDL6V5582

			Spec				
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
25	V _{LL} current	ILLPW	-	0.14	-	mA	Operating current-2
26	V _{DD} current	Iddpw	-	8.1	-	mA	4-channel active Bipolar 5-level 1-cycle
27	Vss current	Isspw	-	7.8	-	mA	f=4.2MHz, PRT=200µs
28	V _{PP} 1 current	PP1PW	-	1.7	-	mA	VPP1/VNN1=+/-60V
29	V _{NN} 1 current	INN1PW	-	1.9	-	mA	Vpp2/V _{NN} 2=+/-30V
30	V _{PP} 2 current	IPP2PW	-	1.5	-	mA	EN=0, ATHP=0
31	V _{NN} 2 current	I _{NN2PW}	-	1.8	-	mA	Current mode=4 See Fig.9
32	V _{LL} current	ILLCW4	-	0.35	-	mA	Operating current-3
33	VDD current	IDDCW4	-	34	-	mA	4-channel active Bipolar 3-level Continuous
34	Vss current	Isscw4	-	33	-	mA	Current mode=4
35	V _{PP} 1 current	PP1CW4	-	99	-	mA	f=5MHz
36	V _{NN} 1 current	INN1CW4	-	95	-	mA	Vpp1/V _{NN} 1=+/-5V Vpp2/V _{NN} 2=+/-5V
37	V _{PP} 2 current	PP2CW4	-	1.3	-	mA	
38	VNN2 current	INN2CW4	-	1.4	-	mA	EN=0, ATHP=0
39	V _{LL} current	Illcw3	-	0.42	-	mA	Operating current-4
40	V _{DD} current	Іррсиз	-	32	-	mA	4-channel active Bipolar 3-level Continuous
41	Vss current	Isscw3	-	30	-	mA	Current mode=3
42	V _{PP} 1 current	PP1CW3	-	94	-	mA	f=5MHz
43	V _{NN} 1 current	INN1CW3	-	92	-	mA	Vpp1/Vnn1=+/-5V Vpp2/Vnn2=+/-5V
44	V _{PP} 2 current	IPP2CW3	-	1.2	-	mA	
45	V _{NN} 2 current	INN2CW3	-	1.3	-	mA	EN=0, ATHP=0
46	VLL current	ILLCW2	-	0.42	-	mA	Operating current-5
47	V _{DD} current	IDDCW2	-	30	-	mA	4-channel active Bipolar 3-level Continuous
48	Vss current	Isscw2	-	27	-	mA	Current mode=2
49	V _{PP} 1 current	PP1CW2	-	89	-	mA	f=5MHz
50	V _{NN} 1 current	INN1CW2	1	88	-	mA	Vpp1/V _{NN} 1=+/-5V Vpp2/V _{NN} 2=+/-5V
51	Vpp2 current	PP2CW2	-	1.1	-	mA	
52	V _{NN} 2 current	INN2CW2	-	1.2	-	mA	EN=0, ATHP=0
53	V _{LL} current	ILLCW1	1	0.49	-	mA	Operating current-6
54	V _{DD} current	IDDCW1	-	27	-	mA	4-channel active Bipolar 3-level Continuous
55	Vss current	Isscw1	-	23	-	mA	Current mode=1
56	VPP1 current	PP1CW1	1	82	-	mA	f=5MHz
57	V _{NN} 1 current	INN1CW1	-	81	-	mA	Vpp1/Vnn1=+/-5V Vpp2/Vnn2=+/-5V
58	V _{PP} 2 current	IPP2CW1	1	1.0	-	mA	
59	VNN2 current	INN2CW1	I	1.1	-	mA	EN=0, ATHP=0

Table 14 DC Characteristics (Transparent mode; cont.)

AC Characteristics

Table 15 AC Characteristics (Transparent mode)


 $V_{LL}=3.3V, V_{DD}=5V, V_{SS}=-5V, T_{A}=25^{\circ}C, 220pF//1k\Omega \text{ load, MODE=0, EN=0, CLK=0, CLKEN=1, 4-channel active, unless otherwise specified.}$

No.	Items	Symbol		Spec		Linita	Conditions
INO.	nems	Symbol	Min	Тур	Max	Units	Conditions
1	Delay time on outputs rise	t _{dr(on)}	-	52	-	ns	Bipolar 3-level half cycle
2	Delay time on outputs fall	t _{df(on)}	-	52	-	ns	f=5MHz, PRT=200µs Vpp1/Vnn1=Vpp2/Vnn2=+/-60V
3	Delay time off outputs rise	tdr(off)	-	52	-	ns	Current mode=4
4	Delay time off outputs fall	t _{df(off)}	I	52	-	ns	See Fig.7
5	t _{dr(on)} -t _{df(on)} Delay time matching	$\Delta t_{\text{delay(on)}}$	-	±1	±3	ns	
6	t _{dr(off)} -t _{df(off)} Delay time matching	$\Delta t_{\text{delay(off)}}$	I	±1	±3	ns	
7	Output frequency range	fouт	I	-	20	MHz	Bipolar 3-level 2-cycle
8	Output rise time	tr	-	19	-	ns	f=5MHz, PRT=200µs Vpp1/Vnn1=Vpp2/Vnn2=+/-60V
9	Output fall time	t _f	I	19	-	ns	Current mode=4
10	Second harmonic distortion	HD2	I	-40	-	dBc	See Fig.8
11	Second harmonic distortion	HD2	-	-40	-	dBc	Bipolar 5-level 1-cycle, f=4.2MHz PRT=200µs, Current mode=4 V _{PP} 1/V _{NN} 1=+/-60V V _{PP} 2/V _{NN} 2=+/-30V, See Fig.9
12	Delay jitter on rise or fall	tjr, tjf	-	20	-	ps	Bipolar Continuous, f=5MHz Vpp1/Vnn1=Vpp2/Vnn2=+/-5V Current mode=1, See Fig.10
13	Enable time	ten	-	52	-	ns	EN fall edge to output burst
14	Disable time	t _{DIS}	-	80	-	ns	EN rise edge to no output

See Table 5 through 11 for the characteristics of Thermal Protection, and Devices.

4. Switching Time Diagram (EN=0)

4.1 MODE=1 (8-channel 3-level pulser with active ground damping)






Fig. 3 Propagation delay time

Fig. 5 Delay jitter on rise/fall







Fig. 4 Output rise/fall time






















Fig. 10 Delay jitter on rise/fall

5. Truth Table

5.1 MODE=1 (8-channel 3-level pulser with active ground damping)

	Logic	Inputs			HV MOSFET status								
MODE	EN	P _{IN} x	N _{IN} x	Px	Pxc	Nx	Nxc	Px _D	Nx _D	Gx _D	HV _{out} x		
				+HV	+HV	-HV	-HV	GND	GND	GND			
1	0	0	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ		
1	0	0	1	OFF	OFF	ON	ON	OFF	OFF	OFF	-HV		
1	0	1	0	ON	ON	OFF	OFF	OFF	OFF	OFF	+HV		
1	0	1	1	OFF	OFF	OFF	OFF	ON	ON	ON	GND		
1	1	Х	Х	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ		

Table 16 Truth Table (8-channel 3-level)

Note:

- x=1~8
- V_{PP}1/V_{NN}1= V_{PP}2/V_{NN}2=+/-HV
- 2 inputs/channel

5.2 MODE=0 (4-channel 5-level pulser with active ground damping)

Table	17	Truth	Table	(4-channel	5-level)
-------	----	-------	-------	------------	---------	---

	Lo	ogic Inpi	uts							H١	/ MOSF	ET sta	tus						Output
MODE	EN	INx_2	INx_1	INx_0	Px	Pxc	Nx	Nxc	Px _D	Nx _D	Gx _D	Ру	Pyc	Ny	Nyc	Py _D	Ny _D	Gy _D	HV _{out} x-y
		Pol	HV1	HV2	+HV1	+HV1	-HV1	-HV1	GND	GND	GND	+HV2	+HV2	-HV2	-HV2	GND	GND	GND	
0	0	0	0	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ
0	0	0	0	1	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF	OFF	OFF	+HV2
0	0	0	1	Х	ON	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	+HV1
0	0	1	0	0	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	OFF	OFF	OFF	ON	ON	ON	GND
0	0	1	0	1	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF	-HV2
0	0	1	1	Х	OFF	OFF	ON	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	-HV1
0	1	х	Х	Х	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ

Note:

HVoutx-y stands for connecting HVoutx and HVouty (x=1~4, y=5~8). Four pairs of output must be HVout1-5, HVout2-6, HVout3-7, and HVout4-8, respectively. See Fig.2-(b).

- VPP1/VNN1=+/-HV1, VPP2/VNN2=+/-HV2
- 3 inputs/channel

6. Drive Current Mode Control

Table 18 Drive Current Mod	le Control Table
----------------------------	------------------

			Ι _{ουτ}	[A] ^{*1}
Current Mode	CC1	CC0	Px	Nx
1	0	0	0.45	0.45
2	0	1	0.9	0.9
3	1	0	1.35	1.35
4	1	1	1.8	1.8

Note:

*1) Output saturation current @ |Vds|=100V

Following current mode is recommended:

• Current mode=4 for high voltage, short pulse train operations

• Current mode=1 for low voltage, long pulse train or even continuous wave operations

7. Pin Configuration

Table 19 Pin Configuration

Pin#	Pin Name	I/O	Function
1	N _{IN} 2 (IN1_1)	Ι	Input logic control of the output of channel 2 @ MODE=1 (Input logic control of the 2 nd significant bit for coupled output of channel 1 and channel 5 @ MODE=0)
2	P _{IN} 3 (IN1_0)	Ι	Input logic control of the output of channel 3 @ MODE=1 (Input logic control of the least significant bit for coupled output of channel 1 and channel 5 @ MODE=0)
3	N _{IN} 3 (IN2_2)	I	Input logic control of the output of channel 3 @ MODE=1 (Input logic control of the most significant bit for coupled output of channel 2 and channel 6 @ MODE=0)
4	P _{IN} 4 (IN2_1)	Ι	Input logic control of the output of channel 4 @ MODE=1 (Input logic control of the 2 nd significant bit for coupled output of channel 2 and channel 6 @ MODE=0)
5	N _{IN} 4 (IN2_0)	Ι	Input logic control of the output of channel 4 @ MODE=1 (Input logic control of the least significant bit for coupled output of channel 2 and channel 6 @ MODE=0)
6	V _{LL}	-	Positive voltage supply of low voltage interface (+1.8~5V)
7	CLK	Ι	Clock Input (100MHz typ)
8	GND	-	Drive power ground (0V)
9	P _{IN} 5 (IN3_2)	Ι	Input logic control of the output of channel 5 @ MODE=1 (Input logic control of the most significant bit for coupled output of channel 3 and channel 7 @ MODE=0)
10	N _{IN} 5 (IN3_1)	I	Input logic control of the output of channel 5 @ MODE=1 (Input logic control of the 2 nd significant bit for coupled output of channel 3 and channel 7 @ MODE=0)
11	P _{IN} 6 (IN3_0)	Ι	Input logic control of the output of channel 6 @ MODE=1 (Input logic control of the least significant bit for coupled output of channel 3 and channel 7 @ MODE=0)
12	N _{IN} 6 (IN4_2)	Ι	Input logic control of the output of channel 6 @ MODE=1 (Input logic control of the most significant bit for coupled output of channel 4 and channel 8 @ MODE=0)
13	P _{IN} 7 (IN4_1)	Ι	Input logic control of the output of channel 7 @ MODE=1 (Input logic control of the 2 nd significant bit for coupled output of channel 4 and channel 8 @ MODE=0)
14	N _{IN} 7 (IN4_0)	Ι	Input logic control of the output of channel 7 @ MODE=1 (Input logic control of the least significant bit for coupled output of channel 4 and channel 8 @ MODE=0)
15	PIN8	Ι	Input logic control of the output of channel 8 @ MODE=1; Connect to the ground @ MODE=0
16	NIN8	Ι	Input logic control of the output of channel 8 @ MODE=1; Connect to the ground @ MODE=0
17	EN	Ι	Control of drive output enable, 1=off, 0=on (50k Ω internal pull-up)
18	CLKEN	Ι	Control of clock enable, 1=clock disable, 0=clock enable (50k Ω internal pull-up)
19	NC	-	No connection.
20	ATHP	Ι	Control of active THP enable, 1=disable, 0=enable (50k Ω internal pull-down)
21	THP	0	Thermal protection output, open N-MOS drain
22	Vss	-	Negative low voltage power supply (-5V)
23	V _{FP} 2	-	Built-in floating gate drive power supply-2 for HV P-MOS of channel 5 through 8
24	V _{FN} 2	-	Built-in floating gate drive power supply-2 for HV N-MOS of channel 5 through 8
25	V _{NN} 2	-	Negative high voltage power supply for channel 5 through 8 (-100 to 0V)
26	HVout8	0	High voltage output of channel 8

OCTAL ±100V 1.8A ULTRASOUND PULSER HDL6V5582

Pin#	Pin Name	I/O	Function
27	VPP2	-	Positive high voltage power supply for channel 5 through 8 (0 to +100V)
28	HVout7	0	High voltage output of channel 7
29	V _{NN} 2	-	Negative high voltage power supply for channel 5 through 8 (-100 to 0V)
30	HVout6	0	High voltage output of channel 6
31	V _{PP} 2	-	Positive high voltage power supply for channel 5 through 8 (0 to +100V)
32	HVout5	0	High voltage output of channel 5
33	GND	-	Drive power ground (0V)
34	HVout4	0	High voltage output of channel 4
35	V _{PP} 1	-	Positive high voltage power supply for channel 1 through 4 (0 to +100V)
36	HVout3	0	High voltage output of channel 3
37	V _{NN} 1	-	Negative high voltage power supply for channel 1 through 4 (-100 to 0V)
38	HVout2	0	High voltage output of channel 2
39	V _{PP} 1	-	Positive high voltage power supply for channel 1 through 4 (0 to +100V)
40	HVout1	0	High voltage output of channel 1
41	V _{NN} 1	-	Negative high voltage power supply for channel 1 through 4 (-100 to 0V)
42	V _{FN} 1	-	Built-in floating gate drive power supply-1 for HV N-MOS of channel 1 through 4
43	V _{FP} 1	-	Built-in floating gate drive power supply-1 for HV P-MOS of channel 1 through 4
44	V _{DD}	-	Positive low voltage power supply (+5V)
45	CC0	I	Control of the least significant bit for drive current mode (50k Ω internal pull-up)
46	CC1	I	Control of the most significant bit for drive current mode (50k Ω internal pull-up)
47	MODE	I	1=8-channel 3-level with 2-input/ch, 0=4-channel 5-lelvel with 3-input/ch (50k Ω internal pull-up)
48	GND	-	Drive power ground (0V)
49	GND	-	Drive power ground (0V)
50	P _{IN} 1	Ι	Input logic control of the output of channel 1 @ MODE=1; Connect to the ground @ MODE=0
51	N _{IN} 1	Ι	Input logic control of the output of channel 1 @ MODE=1; Connect to the ground @ MODE=0
52	P _{IN} 2 (IN1_2)	Ι	Input logic control of the output of channel 2 @ MODE=1 (Input logic control of the most significant bit for coupled output of channel 1 and channel 5 @ MODE=0)

Package

Package Name	Dimension	Tray	Marking	Land	Packing
QFN-52(0808)B	QN052-B-P-SD	QFN8x8-B-T-SD	QN052-B-M-S2	QN052-B-L-SD	QN052-B-K-SD

■ Storage, Mounting

1. Storage conditions

- **1.1** The storage location should be kept at 5 to 35°C and 40 to 70% relative humidity. Keeping in a dry box is recommended. Moisture-proof property is assured for 12 months from delivery date for sealed moisture-proof packing, while it is guaranteed for 7 days from unpacked date under the condition above.
- **1.2** When the storage conditions do not conform to those above or other conditions occur indicating moisture exposure, the ICs should be dried to avoid package cracks. A baking process at 125°C lasting for 24 hours results in sufficient dehumidification. The baking is not allowed more than twice, and the ICs should be mounted within 7 days after initial baking or within 10 days of total exposure after the second dehumidification.

2. Reflow soldering

The temperature rise may be different in the resin and a terminal part due to the reflow soldering. It is necessary to check the package surface temperature (resin) before setting the temperature profile. **Figure 11** shows the resistance to soldering heat condition for package (Reflow method). Confirm the heat resistance of the package shown below. (Based on JEDEC J-STD-020).





Figure 11 Resistance to Soldering Heat Condition for Package (Reflow Method)


Important Notice

- ABLIC Inc. warrants performance of its hardware products (hereinafter called "products") to the specifications applicable at the time of sale in accordance with the Product Specification. Testing and other quality control techniques are utilized to the extent ABLIC Inc. needs to meet specifications described in the Product Specification. Specific testing of all parameters of each device is not necessarily performed, except those mandated by related laws and/or regulations.
- 2. Should any claim be made within one month of product delivery about products' failure to meet performance described in the Product Specification, all the products in relevant lot(s) shall be re-tested and re-delivered. Products delivered more than one month before such claim shall not be counted for such response.
- 3. ABLIC Inc. assumes no obligation or any way of compensation should any fault about customer products and applications using ABLIC Inc. products be found in marketplace. Only in such a case fault of ABLIC Inc. is evident and products concerned do not meet the Product Specification, compensation shall be conducted if claimed within one year of product delivery up to in the way of product replacement or payment of equivalent amount.
- 4. ABLIC Inc. reserves the right to make changes to the Product Specification at any time and to discontinue mass production of the relevant products without notice. Customers are advised before placing orders to confirm that the Product Specification of inquiry is the latest version and that the relevant product is currently on mass production status.
- 5. In no event shall ABLIC Inc. be liable for any damage that may result from an accident or any other cause during operation of the user's units according to the Product Specification. ABLIC Inc. assumes no responsibility for any intellectual property claims or any other problems that may result from applications of information, products or circuits described in the Product Specification.
- 6. No license is granted by the Product Specification under any patents or other rights of any third party or ABLIC Inc.
- 7. The Product Specification may not be reproduced or duplicated, in any form, in whole or in part, without the expressed written permission of ABLIC Inc.
- 8. Resale of ABLIC Inc. products with statements different from or beyond the parameters described in the Product Specification voids all express and any implied warranties for the products, and is an unfair and deceptive business practice. ABLIC Inc. is not responsible or liable for any such statements.
- **9.** Products (technologies) described in the Product Specification are not to be provided to any party whose purpose in their application will hinder maintenance of international peace and safety nor are they to be applied to that purpose by their direct purchasers or any third party. When exporting those products (technologies), the necessary procedures are to be taken in accordance with related laws and regulations.

Cautions

- 1. Customers are advised to follow the cautions below to protect products from damage caused by electrical static discharge (ESD).
 - **1.1** Material of container or any device to carry products should be free from ESD, which may be caused by vibration while transportation. It is recommended that electric-conductive container or aluminum sheet be used as an effective countermeasure.
 - **1.2** Those that touch products, such as work platform, machine, or measurement/test equipment, should be grounded.
 - **1.3** Those who deal with products should be grounded through a large series impedance around $100k\Omega$ to $1M\Omega$.
 - **1.4** Prevent friction with other materials made with high polymer.
 - **1.5** Prevent vibration or friction when carrying the printed circuit board (PCB) where products are mounted. To short circuit terminals is a recommended countermeasure to keep the same electric potential on the PCB.
 - **1.6** Avoid dealing with or storing products in an extremely arid environment.
- 2. "Absolute maximum ratings" should never be exceeded during use regardless of any change in external conditions. Otherwise, products may be damaged or destroyed. In no event shall ABLIC Inc. be liable for any failure in products or any secondary damage resulting from use at a value exceeding the absolute maximum ratings.
- 3. Products may experience failures due to accident or unexpected surge voltages. Accordingly, adopt safe design features, such as redundancy or prevention of erroneous action, to avoid extensive damage in the event of a failure. (If a semiconductor device fails, there may be cases in which the semiconductor device, wiring or wiring pattern will emit smoke or cause a fire or in which the semiconductor device will burst.)
- 4. Products may experience failures or malfunction in poor surroundings, such as electrical leakage in products due to long-term use in high humidity, malfunctioning or permanent damage due to chemical reaction of products in corrosive environment or due to discharge by strongly charged object near products or due to excessive mechanical shock. To use products in radiation environment is not assumed. To use products near material easy to ignite may cause a fire due to its flammable package. Avoid using products in such environment or take appropriate countermeasures depending on the environment.
- 5. Products are not designed, manufactured, or warranted to be suitable for use where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment, life-support-related medical equipment, fuel control equipment and various kinds of safety equipment). Inclusion of products in such application shall be fully at the risk of customers. ABLIC Inc. assumes no liability for applications assistance, customer product design, or performance.









No. QN052-B-P-SD-1.0

TITLE	QFN52-B-PKG Dimensions			
No.	QN052-B-P-SD-1.0			
ANGLE	$\bigoplus \bigoplus$			
UNIT	mm			
ABLIC Inc.				






(1) : Year of assembly
(2) : Month of assembly
(3) : Week of assembly
(4) to (12) : Product code
(13) to (21) : Quality control code
(A) : 1-pin mark


No. QN052-B-M-S2-1.0

TITLE	QFN52-B-Markings (S-UV5582)		kings		
No.	QN052-B-M-S2-1.0				
ANGLE					
UNIT		TYPE	LASER		
ABLIC Inc.					



No. QN052-B-L-SD-1.0

TITLE	QFN52-B -Land Recommendation		
No.	QN052-B-L-SD-1.0		
ANGLE			
UNIT	mm		
ABLIC Inc.			



Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.

The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.

- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.



2.4-2019.07