

## LIN Bus Transceiver with Integrated LDO

### **General Description**

The IS32IO1028 is a LIN transceiver designed according to the LIN specification 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2, with a built-in low-drop voltage regulator (3.3V or 5V up to 100mA supply). The combination of voltage regulator and bus transceiver makes it possible to develop simple slave nodes in LIN bus systems. The IS32IO1028 is designed to handle the low-speed data communication in vehicles (for example, in convenience electronics). Improved slope control at the LIN driver ensures secure data communication up to 20kBaud. The bus output is designed to withstand high voltage. Sleep mode (voltage regulator switched off) and standby mode (communication off but VCC LDO on) ensure minimum current consumption.

#### **Applications**

- Automotive networking
- Industrial networking

#### **Features**


- LIN 2.X/SAE J2602 compliant
- Operating Voltage VBAT = 6V to 30V
  - Undervoltage protection on VBAT
- Support up to 20kBaud
  - Slew rate control
  - Withstand +40V/-27V on Pin LIN
- Build-in LDO output on VCC pin for supplying external components
  - 3.3V/5.0V options
  - +/- 5% accuracy
  - Up to 100mA load
  - Undervoltage protection on Vcc
  - Short circuit protection with current limiting
  - Generates reset conditions for RSTN output
- Sleep mode and Wakeup
  - Low current consumption in sleep mode
  - LIN bus wakeup function and Local wakeup from EN pin
- TXD dominant time out function
- Over temperature shut-down
- SOP-8 with exposed pad (eSOP-8), and wettable flank DFN-8 (WDFN-8) packages
  - RoHS and Halogen-Free compliant
- AEC-Q100 qualification
- IS32IO1028A VCC=5V
- IS32IO1028B VCC=3.3V
- TSCA compliance

Lumissil Microsystems – www.lumissil.com Rev: A 9/22/2023


CONFIDENTIAL



### **Block Diagram**



## **Pin Connection**



Rev: A 9/22/2023



# **Table of Contents**

1.	. Pin Description					
2.	Fund	ctional Descriptions				
	2.1	Supply Pin (VBAT)				
	2.2	Ground Pin (GND)				
	2.3	LDO Output (VCC)				
	2.3	Reset Output (RSTN)				
	2.5	LIN Bus (LIN)				
	2.6	Transmit Data (TXD)				
	2.7					
	2.7	Receive Data (RXD)				
	2.8	Enable Input (EN)				
3.	Mode	es of Operation				
	3.1	OFF Mode	3			
	3.2	STB Mode	3			
	3.3	NRM Mode	3			
	3.4	SLP Mode	2			
4.	Fail-	safe Features				
т.						
5.	Elect	trical Specifications				
	5.1	Maximum Limit				
	5.2	Thermal Characteristics	θ			
	5.3	DC Characteristics	θ			
	5.4	AC Characteristics	8			
6.	Appl	ication Circuit	10			
7.	Pack	aging Outline	11			
••	7.1	eSOP-8 Package Outline				
	7.1	7.1.1 RECOMMENDED LAND PATTERN	1′			
		7.1.2 POD				
	7.2	WDFN-8 Package Outline				
		7.2.1 RECOMMENDED LAND PATTERN				
		7.2.2 POD				
8.	Orde	ring Information	15			
9.	ERR	ATA	16			
10	Revi	sions	17			



# **List of Figures**

3.	Modes of Operation	3
•	Figure 3-1 State Operation Diagram	3
5.	Electrical Specifications	6
	Figure 5-1 Definition of Bus Timing Parameters	
	<b>3</b>	
6.	Application Circuit	.10
_	Figure 6-1 Application Circuit Diagram	
	gu. o oppoa.ao ooun zag.a	



# 1. Pin Description

PIN#	NAME	I/O	DESCRIPTION
1	VBAT	Р	Battery Supply Voltage
2	EN	I	Enable Input with internal pull-down resistor.
3	GND	G	Negative supply ground
4	LIN	I/O	LIN bus pin
5	RXD	0	LIN receive data output
6	TXD	I	LIN transmit data input with internal pull-up resistor.  TXD=0 for bus dominant; TXD=1 for bus recessive.
7	RSTN	I/O	Active low reset open-drain output with internal pull-up resistor.
8	VCC	0	LDO regulator output. Output decoupling capacitor of 10uF is necessary.



#### 2. Functional Descriptions

Since the LIN physical layer is independent from higher LIN layers (e.g., LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes, which are according to older versions (i.e., LIN1.0, LIN 1.1, LIN 1.2, LIN 1.3) without any restrictions.

### 2.1 Supply Pin (VBAT)

LIN operating voltage is VBAT = 6V to 30V. The IS32IO1028 can handle voltages up to 40 V (max). An undervoltage detection is implemented to disable transmission if VBAT falls below  $V_{BATOFF}$  in order to avoid false bus messages. After switching on VBAT, the IS32IO1028 starts with the fail-safe mode and the voltage regulator is switched on. The supply current is typically  $22\mu A$  in sleep mode and  $70\mu A$  in standby mode.

#### 2.2 Ground Pin (GND)

The IC does not affect the LIN Bus in the event of GND disconnection. It is able to handle a loss of ground under VBAT =18V and VLIN=0V conditions.

### 2.3 LDO Output (VCC)

The internal 5V/3.3V voltage regulator is capable of driving loads up to 100mA which can supply the microcontroller and other ICs on the PCB and is protected against overload by means of current limitation and over-temperature protection. Furthermore, the output voltage is monitored and will cause a reset condition if it drops below a defined threshold  $V_{\text{UVD}}$ .

#### 2.4 Reset Output (RSTN)

RSTN is an I/O pin with open-drain output and is pulled low under reset conditions. When RSTN is pulled low by IO1028, it is extended with minimum RSTN low duration of  $T_{RST}$ . RSTN as input is used and monitored as a state transition input. RSTN has an internal pull-up 6K Ohm resistor to  $V_{CC}$ .

#### 2.5 LIN Bus (LIN)

A low-side driver with internal current limitation and thermal shutdown as well as an internal pull-up resistor according to LIN specification 2.x is implemented. The voltage range is from –27V to +40V. This pin exhibits minimum reverse current from the LIN bus to VBAT, even in the event of a GND shift or VBAT disconnection. The LIN receiver thresholds are compatible with the LIN protocol specification. The fall time (from recessive to dominant) and the rise time (from dominant to recessive) are slope controlled.

### 2.6 Transmit Data (TXD)

In normal mode, the TXD pin is the microcontroller interface to control the state of the LIN output. TXD must be pulled to ground in order to drive the LIN bus low. If TXD is high or unconnected (internal pull-up resistor), the LIN output transistor is turned off and the bus is in the recessive state.

The TXD input has an internal pull-up resistor to VCC. An internal timer prevents the bus line from being driven permanently in the dominant state. If TXD=0 lasts longer than  $T_{DOM,\,TO}$ , the dominant output is disabled. The disabled state is released by TXD=1.

#### 2.7 Receive Data (RXD)

In normal mode, this pin reports the state of the LIN bus to the microcontroller. LIN high (recessive state) is indicated by a high level at RXD and LIN low (dominant state) is indicated by a low level at RXD.

The output is a push-pull stage switching between VCC and GND.

In STB mode, the RXD output indicates if a remote wakeup event has occurred or not. RXD=0 indicates the remote wakeup event has occurred.

### 2.8 Enable Input (EN)

The Enable Input pin controls the operation mode of the device. If EN is high, the circuit is in normal mode, with transmission paths from TXD to LIN and from LIN to RXD both active. The VCC voltage regulator operates with 3.3V & 5V/100mA output capability. If EN is switched to low while TXD is still high, the device is forced to standby mode. No data transmission is then possible, and the current consumption is reduced to I<sub>BAT</sub> with a typical 75µA. The VCC regulator has its full functionality. If EN is switched to low while TXD is low, the device is forced to sleep mode. No data transmission is possible, and the voltage regulator is switched off.

EN should not have a duration of less than 100usec to prevent any misinterpretation of state transition.



### 3. Modes of Operation

There are four states of operations, Off (OFF), Standby (STB), Normal (NRM), and Sleep (SLP) modes. The state transition is illustrated in the following state diagram. The state operation is clocked by a 50KHz clock, and thus the transition of the states may take up to 20usec when conditions of transitions are met.




Figure 3-1 State Operation Diagram

#### 3.1 OFF Mode

OFF mode is the initial mode after power-on. It is also the mode entered when VBAT is undervoltage or over-temperature condition occurs. In this mode, LIN function is disabled, and LDO is turned off.

#### 3.2 STB Mode

When VBAT meets minimum operation voltage and temperature is normal, OFF mode transits to STB mode. In STB mode, LIN function is still off but LIN remote wakeup detection is turned on. LDO is also turned on to supply external MCU or local circuits. RXD output reflects the status of remote wakeup detection. If remote wakeup (either from SLP mode transition or in STB mode) was detected, RXD is 0, otherwise RXD is 1. External MCU can use RXD as input for wakeup preparation and set EN=1 which allows STB to NRM transition.

Since LDO is on in STB mode, RSTN reflects the power good condition of  $V_{CC}$  supply. RSTN is released until  $V_{CC}$  reaches above undervoltage recovery threshold. And RSTN is typically used to reset the external MCU, and RSTN must be de-asserted to allow the transition to NRM mode to ensure the external MCU is fully functional.

Typical current consumption in STB mode is around 70uA.

#### 3.3 NRM Mode

This is the normal transmitting and receiving mode of the LIN physical layer in accordance. The LDO is also on to provide supply voltage for external circuit. If V<sub>CC</sub> undervoltage is detected, then RSTN is pulled low.

Although LIN physical layer is enabled in NRM mode, to prevent glitches on the LIN bus and to start LIN transmission, TXD=1 must be detected first to enable following transmission onto LIN bus. Another glitch prevention measure is when RSTN=0 or EN=0, the transmission is turned off immediately.

The exit of NRM mode is by setting EN=0. When EN=0 is detected, TXD is also detected to determine the destination state either STB or SLP modes. TXD is sampled after 10usec to 20usec after EN changes from 1 to 0. If sampled TXD is 1, then STB mode is entered, if sampled TXD is 0, then SLP is entered. In addition, RSTN must be high for any transition to be valid.



To ensure correct transition and avoid any glitches erroneously transmitted onto LIN bus, the external MCU should set TXD to 1 first, then set EN to 0. Then after 1usec or longer but less than 8usec, set TXD to 0 or 1, and maintain TXD level for at least 40usec.

#### 3.4 SLP Mode

As described in NRM mode, SLP mode is entered from NRM mode if EN=0 and TXD=0. In SLP mode, only wakeup detection circuit is still active and LIN transceiver as well as LDO is turned off to minimize current consumption. The typical current in SLP mode is around 22uA.

In SLP mode, RXD is pulled up to VCC (as LDO is disabled, VCC will drop to GND gradually), and RSTN is pulled low.

If EN=1 in SLP mode, it will transit back to NRM mode. And in SLP mode, if a remote wakeup condition is detected then it will transit to STB mode. Remote wakeup is a condition the LIN bus is pulled low longer than TWAKEUP (30usec – 150usec) and followed by a LIN bus recessive state.



### 4. Fail-safe Features

During a short circuit at LIN to VBAT, the current in the transmitter output stage is limited to IBUS\_LIM.

The reverse current is very low at pin LIN during the loss of VBAT. This is optimal behavior for bus systems where some slave nodes are supplied from battery-

During a short circuit at VCC, the output limits the output current to I<sub>VCCLIM</sub>. Because of undervoltage detection, RSTN switches to low and sends a reset to the microcontroller.

Pin EN provides a pull-down resistor to force the transceiver into recessive mode if EN is disconnected.

Pin TXD provides a pull-up resistor to force the transceiver into recessive bus level if TXD is disconnected by a bad solder joint or floating microcontroller port pin.

If the TXD pin stays at GND level by application failures, the timer is triggered by a negative edge on the TXD pin. If the pin remains LOW for longer than the TXD dominant time-out time  $(T_{TXDTO})$ , the transmitter is disabled forcing the bus line to a recessive state. The timer is reset by a positive edge on TXD. This feature prevents the bus line from being accidentally driven to dominant state after normal mode has been activated (e.g., in the case of a short circuit at TXD to GND) and also prevents a rogue slave node from continuing to overpower the bus line.

The temperature of the IC is monitored in Normal, Standby, and Off modes. If the temperature is too high ( $T_J > T_{JOTS}$ ), the IS32IO1028 will switch to Off mode. The voltage regulator and the LIN transmitter will be switched off and the RSTN pin driven LOW. When the temperature falls below the over-temperature protection release threshold ( $T_J < T_{JOTR}$ ), the IS32IO1028 switches to Standby mode.



### 5. <u>Electrical Specifications</u>

### 5.1 Maximum Limit

Parameter	Conditions	MIN	MAX	Unit
	Pin VBAT	-0.3	40	V
Voltage on Pin	Pin TXD, RXD, RSTN and EN	-0.3	VCC + 0.3	V
	Pin LIN with respect to GND	-27	40	V
	НВМ			
	Pin LIN and VBAT (Note 1)	-8	+8	kV
	at any other pin	-2	+2	kV
	IEC 61000-4-2			
ECD Dating	Pin LIN and VBAT	-8	+8	kV
ESD Rating	ММ			
	Any Pin	-250	+250	V
	CDM			
	Corner Pins	-750	+750	V
	Any Pin	-500	+500	V
Junction Temperature		-40	+125	°C
Storage Temperature		-55	+150	°C

Note 1: VCC and VBAT connected to GND, emulating application circuit.

### 5.2 Thermal Characteristics

Symbol	Parameter	Conditions	TYP	Unit
D4b/; a\	thermal resistance from	eSO8 package free air	60	°K/W
Rth(j-a)	junction to ambient	eDFN8 package free air	67	°K/W

### 5.3 DC Characteristics

 $V_{BAT} = 6V$  to 30V and  $T_J = -40$ °C to +125°C. Typical values are given at  $V_{BAT} = 12V/25$ °C unless otherwise specified.

All voltages are defined with respect to GND. Positive currents flow into the IC.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
Pin VBAT						
$V_{BAT}$	Battery supply voltage		6	-	30	V
V <sub>BAT, ON</sub>	Battery Power On Voltage		-	-	5.0	V
V <sub>BAT, OFF</sub>	Batter Power Off Voltage		3.5	-	-	V
		SLP; $V_{LIN} = V_{BAT}$ , $V_{BAT} = 12V$	-	22	40	μΑ
	Battery Supply current	STB; $V_{LIN} = V_{BAT}$ , $V_{BAT} = 12V$	-	70	140	μА
1		SLP; $V_{LIN} = V_{BAT}$ , $V_{BAT} = 30V$	-	32	72	μΑ
I <sub>BAT</sub>	Ballery Supply Current	STB; $V_{LIN} = V_{BAT}$ , $V_{BAT} = 30V$	-	80	150	μΑ
		NRM Recessive, VCC no load	-	1.0	2.0	mA
		NRM Dominant, VCC no load	-	2.0	4.0	mA
Pin VCC						
\/	LDO Output Voltage	5V option ( $V_{BAT} >= 6.5V$ )	4.75	5.0	5.25	V
V <sub>CC</sub>	$I_{VCC} = 0$ to 100mA	3.3V option (V <sub>BAT</sub> >= 5.0V)	3.15	3.3	3.46	V





Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
\/	VCC Undervoltage detection	5V option	3.6	4.0	4.4	V
V <sub>UVD, VCC</sub>	VCC Undervoltage detection	3.3V option	2.3	2.6	2.9	V
V	VCC I Indomicitada raccivario	5V option	3.9	4.2	4.6	V
V UVR, VCC	VCC Undervoltage recovery	3.3V option	2.4	2.7	3.0	V
I <sub>LIM, VCC</sub>	LDO Current Limit	VCC short to GND	-260	-210	-160	mA
C <sub>VCC</sub>	VCC decoupling capacitance	Minimum for stability	1.0	10	-	μF
PIN TXD						
$V_{\text{IH, TXD}}$	Input High voltage		0.7V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V
$V_{\text{IL, TXD}}$	Input Low voltage		-0.3	-	0.3V <sub>CC</sub>	V
$R_{PU, TXD}$	Pull-up resistance	Pull up to VCC	4	8	12	kΩ
Pin RXD						
$V_{\text{OH, RXD}}$	Output High voltage	NRM, I <sub>OH</sub> = 1mA	V <sub>CC</sub> -0.5	-	-	V
$V_{\text{OL, RXD}}$	Output Low voltage	NRM, $I_{OL} = 1 \text{mA}$	-	-	0.5	٧
Pin EN						
$V_{\text{IH, EN}}$	High-level input voltage		2	-	-	V
$V_{\text{IL, EN}}$	Low-level input voltage		-	-	8.0	V
R <sub>PD, EN</sub>	Pull-down resistance		80	130	180	kΩ
Pin RSTN						
V <sub>OL, RSTN</sub>	Low-level output voltage	I <sub>OL</sub> = 4mA	-	-	0.5	V
V <sub>TH, RSTN</sub>	Input threshold voltage		1.0	1.4	1.8	V
R <sub>PU, RSTN</sub>	Pull-up resistance	Pull up to VCC	4	6	8	kΩ
Pin LIN						
$V_{\text{BUS, REC}}$	Receive Recessive State		0.60	-	-	$V_{BAT}$
V <sub>BUS, DOM</sub>	Receive Dominant State		-	-	0.40	$V_{BAT}$
V <sub>BUS, CNT</sub>	Threshold Center Voltage	$V_{BUS, CNT} = (V_{BUS, REC} + V_{BUS, DOM})/2$	0.475	0.50	0.525	$V_{BAT}$
V <sub>BUS</sub> , HYS	Receive Hysteresis	V <sub>BUS, REC</sub> - V <sub>BUS, DOM</sub>	0.05	0.10	0.175	$V_{BAT}$
V <sub>SERD</sub>	Voltage drops of serial diode	I <sub>SERD</sub> = 0.9mA (note 1)	0.4	-	1.0	V
$V_{OL,\;DOM}$	Dominant Output Voltage	I <sub>OL, DOM</sub> = 40mA	-	1.0	2.0	V
I <sub>LIM, BUS</sub>	Current Limit of dominant state	$V_{BAT} = V_{LIN} = 18 \text{ V}$	50	75	100	mA
I <sub>IL, REC</sub>	Receiver Input current, bus recessive state input	V <sub>BAT</sub> = 7V, V <sub>LIN</sub> = 18V	-	10	20	μΑ
I <sub>IL, DOM</sub>	Receiver Input current, bus dominant state input	$V_{BAT} = 12V, V_{LIN} = 0V$	-600	-300	-	μΑ
I <sub>BUS, NGND</sub>	Loss-of-ground current	V <sub>BAT</sub> =GND=12V V <sub>LIN</sub> = 0V – 18V	-1000	-	+1000	μΑ
I <sub>BUS, NBAT</sub>	Loss-of-battery current	$V_{BAT}$ =GND=0V, $V_{LIN}$ = 0V - 18V	-	10	100	μΑ
C <sub>IN, BUS</sub>	Capacitance on pin LIN	(note 1)	-	-	30	pF
R <sub>SLAVE</sub>	Slave resistance	$V_{BAT} = 12V, V_{LIN} = 0V$	20	30	60	kΩ
Thermal P		·	<u> </u>		1	





Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
T <sub>JOTS</sub>	Shutdown temperature	(note 1)	-	175	-	°C
$T_JOTR$	Recovery temperature	(note 1)	-	145	-	°C

Note 1: Not tested. Guaranteed by design and characterization.

### 5.4 AC Characteristics

 $V_{BAT} = 6V$  to 30V,  $T_J = -40$ °C to +125°C. Typical values are given at  $V_{BAT} = 12V/25$ °C unless otherwise specified. All voltages are defined with respect to GND. Positive currents flow into the IC.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
Duty Cycl	es					
D1	Duty Cycle 1 (note 1)	V <sub>TH, REC, MAX</sub> = 0.744 * V <sub>BAT</sub> ; V <sub>TH, DOM, MAX</sub> = 0.581 * V <sub>BAT</sub> ; V <sub>BAT</sub> = 7.0V to 18V; T <sub>BIT</sub> = 50µs; D1 = T <sub>BUS, REC, MIN</sub> / (2 x T <sub>BIT</sub> )	0.396	-	-	-
D2	Duty Cycle 2 (note 1)	V <sub>TH, REC, MIN</sub> = 0.422 * V <sub>BAT</sub> ; V <sub>TH, DOM, MIN</sub> = 0.284 * V <sub>BAT</sub> ; V <sub>BAT</sub> = 7.6V to 18V; T <sub>BIT</sub> = 50µs; D2 = T <sub>BUS, REC, MAX</sub> / (2 * T <sub>BIT</sub> )	-	-	0.581	-
D3	Duty Cycle 3 (note 1)	$\begin{split} &V_{\text{TH, REC, MAX}} = 0.778 \text{ * } V_{\text{BAT}}; \\ &V_{\text{TH, DOM, MAX}} = 0.616 \text{ * } V_{\text{BAT}}; \\ &V_{\text{BAT}} = 7.0 \text{V to } 18 \text{V}; \\ &T_{\text{BIT}} = 96 \mu \text{s}; \\ &D3 = T_{\text{BUS, REC, MIN}} / \left(2 \text{ * } T_{\text{BIT}}\right) \end{split}$	0.471	-	-	-
D4	Duty Cycle 4 (note 1)	V <sub>TH, REC, MIN</sub> = 0.389 * V <sub>BAT</sub> ; V <sub>TH, DOM, MIN</sub> = 0.251 * V <sub>BAT</sub> ; V <sub>BAT</sub> = 7.6V to 18V; T <sub>BIT</sub> = 96µs; D4 = T <sub>BUS, REC, MAX</sub> / (2 * T <sub>BIT</sub> )	-	-	0.590	-
Timing Ch	naracteristics					
$T_{PD,\;RXF,} \\ T_{PD,\;RXR}$	Receive Propagation Delay	C <sub>RXD</sub> = 20pF	-	2	6	μs
T <sub>SYM, RX</sub>	Receive propagation delay symmetry	C <sub>RXD</sub> = 20pF	-2	0	+2	μs
TWAKEUP	Remote wakeup time		30	80	150	μs
$T_{\text{DOM, TO}}$	TXD dominant time-out time		6	-	20	ms
T <sub>MD, SEL</sub>	Mode transition time	Note 1	5	15	25	μs
$T_{PD, TX}$	Transmit Propagation Delay	$R_{LIN} = 500, C_{LIN} = 220pF$	-	-	15	μs
$T_{\text{EN, TX}}$	Enable time from EN to TXD		0	-	1	μs
T <sub>RSTN</sub>	RSTN extension time		2	4	8	ms

Note 1: Not tested. Guaranteed by design and characterization.






Figure 5-1 Definition of Bus Timing Parameters



# 6. Application Circuit





Figure 6-1 Application Circuit Diagram



## 7. Packaging Outline


## 7.1 eSOP-8 Package Outline


### 7.1.1 RECOMMENDED LAND PATTERN








### 7.1.2 POD












#### NOTE:

- 1. CONTROLLING DIMENSION: MM
- 2. DIMENSION D DOES NOT INCLUDE MODE FLASH, PROTRUSIONS OR GATE BURRS.
- 3. DIMESION b DOES NOT INCLUDE DAMBAR PROTRUSION.
- 4. PEFERENCE DOCUMENT: JEDEC MS-012
- 5. THE SHAPE OF BODY AND THERMAL PAD SHOW DIFFERENT SHAPE AMONG DIFFERENT FACTORIES.




## 7.2 WDFN-8 Package Outline

### 7.2.1 RECOMMENDED LAND PATTERN





### 7.2.2 POD



SYMBOLS	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.	203 REF	·.
b	0.25	0.30	0.35
D	2.90	3.00	3. 10
Е	2.90	3.00	3. 10
е	0	. 65 BSC	
L	0.30	0.35	0.40
D2	2.45	2.50	2.55
E2	1.75	1.80	1.85
K	0.20	_	_

### NOTE:

- 1. CONTROLLING DIMENSION: MM
- 2. REFERENCE DOCUMENT: JEDEC MO-229F



### 8. Ordering Information

Operating temperature -40°C to 105°C

Order Part No.	Package	QTY/Reel	Remark
IS32IO1028A-GRLA2-TR	SOP-8 with exposed pad, Lead-free	2500/Reel	VCC=5V
IS32IO1028B-GRLA2-TR	SOP-8 with exposed pad, Lead-free	2500/Reel	VCC=3.3V
IS32IO1028A-DWLA2-TR	Wettable flank DFN-8, Lead-free	2500/Reel	VCC=5V
IS32IO1028B-DWLA2-TR	Wettable flank DFN-8, Lead-free	2500/Reel	VCC=3.3V

Copyright © 2023 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assumes all such risks; and
- c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances.



# 9. ERRATA



# 10. Revisions

Revision	Detailed Information	Date
0B	A preliminary release.	2022.06.09
0C	Add D1~D4 duty cycle spec. and Figure 3. Definition of Bus Timing Parameters	2022.12.29
0D	Add WDFN-8 package and its corresponding ordering information. Update battery current with 12V/30V separation Update application circuits Relabel Figure 3 as Figure1	2023.08.08
A	<ol> <li>Product Release         <ol> <li>Add "TSCA compliance" in product Features</li> <li>Figure 3-1 State Operation Diagram Von→V<sub>BAT, ON</sub>, VOFF →V<sub>BAT, OFF</sub></li> <li>P.6 RTHJA→Rth(j-a)</li> <li>P.7 PIN LIN V<sub>BUS, REC</sub>:Receive Recessive Threshold →Receive Recessive State V<sub>BUS, DOM</sub>:Receive Dominant Threshold →Receive Dominant State</li> <li>AC Characteristics V<sub>BAT</sub> = 6V to 3V, T<sub>J</sub> = -40°C to +125°C→V<sub>BAT</sub> = 6V to 30V, T<sub>J</sub> = -40°C to +125°C</li> <li>Figure 6-1 Application Circuit Diagram BAT→VBAT</li> <li>Ordering Information Operating temperature -40°C to 125°C→Operating temperature -40°C to 105°C</li> <li>Revisions 0D eDFN-8→WDFN-8</li> </ol> </li> </ol>	2023.09.22