

Click here to ask an associate for production status of specific part numbers.

7A Sink, 3A Source, 12ns, SOT23 MOSFET Driver

MAX25615

General Description

The MAX25615 is a high-speed MOSFET driver IC for automotive applications. The driver is capable of sinking 7A and sourcing 3A peak currents. The IC, which is an enhancement over MAX5048 devices, has inverting and noninverting inputs that provide greater flexibility in controlling the MOSFET. It also features two separate outputs working in complementary mode, offering flexibility in controlling both turn-on and turn-off switching speeds.

The IC has internal logic circuitry that prevents shoot-through during output-state changes. The logic inputs are protected against voltage spikes up to +16V, regardless of V+ voltage. Propagation delay time is minimized and matched between the inverting and noninverting inputs. The IC has a very fast switching time, combined with short propagation delays (12ns typ), making it ideal for high-frequency circuits. The IC operates from a +4V to +15.5V single power supply and typically consumes 0.5mA of supply current. The MAX25615 has standard TTL input logic levels.

The MAX25615 is available in a 6-pin SOT23 package and operates over the -40°C to +125°C temperature range.

Applications


- Power MOSFET Switching
- Switch-Mode Power Supplies
- DC-DC Converters
- Motor Control
- Time-of-Flight Cameras

Features

- Automotive Ready: AEC-Q100 Qualified
- Independent Source and Sink Outputs
- +4V to +15.5V Single Power-Supply Range
- 7A Peak Sink Current
- 3A Peak Source Current
- Inputs Rated to +15.5V, Regardless of V+ Voltage
- 12ns Propagation Delay
- Matched Delays Between Inverting and Noninverting Inputs Within 500ps
- TTL Logic-Level Inputs
- Low-Input Capacitance: 10pF (typ)
- Thermal-Shutdown Protection
- Small SOT23 Package Allows Routing PCB Traces Underneath
- -40°C to +125°C Operating Temperature Range

Ordering Information appears at end of data sheet.

Typical Operating Circuit



19-100387; Rev 3; 12/19

7A Sink, 3A Source, 12ns, SOT23 MOSFET Driver

Absolute Maximum Ratings

(Voltages referenced to GND.)	SOT23 (derate 8.7mW/°C above +70°C)696mW*
V+0.3V to +18V	Operating Temperature Range40°C to +125°C
IN+, IN0.3V to +16V	Junction Temperature+150°C
N_OUT, P_OUT0.3V to (V+ + 0.3V)	Storage Temperature Range65°C to +150°C
N_OUT Continuous Output Current (Note 1)200mA	Lead Temperature (soldering, 10s)+300°C
P_OUT Continuous Output Current (Note 1)+125mA	Soldering Temperature (reflow)+260°C
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	

^{*}As per JEDEC 51 standard.

Note 1: Continuous output current is limited by the power dissipation of the package.

Package Thermal Characteristics (Note 2)

SOT23

Junction-to-Ambient Thermal Resistance (θ_{JA}).......115°C/W Junction-to-Case Thermal Resistance (θ_{JC})......80°C/W

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to http://www.analog.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

 $(V+ = +12V, C_L = 0F, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C.$ see Figure 1.) (Note 3)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY (V+)							
Input Voltage Range				4		15.5	V
Undervoltage Lockout	V _{UVLO}	V+ rising		3.3	3.45	3.6	V
Undervoltage-Lockout Hysteresis					200		mV
Undervoltage Lockout to Output Rising Delay		V+ rising			100		μs
Undervoltage Lockout to Output Falling Delay		V+ falling			2		μs
Supply Current	l	V+ = +15.5V, no switching			0.5	1.1	mA
Зарргу Ситепі	I _{V+}	V+ = +15.5V, switching at 1MHz			2.3		ША
n-CHANNEL OUTPUT (N_OUT)							
		V+ = +12V,	T _A = +25°C		0.256	0.32	
N OUT Resistance	R _{N_OUT}	$I_{N_OUT} = -100 \text{mA}$	T _A = +125°C			0.45	Ω
N_OOT Resistance		V+ = +4.5V,	$T_A = +25^{\circ}C$		0.268	0.34	
		I _{N_OUT} = -100mA	T _A = +125°C			0.465	
Power-Off Pulldown Resistance		V+ = unconnected, I _{N_OUT} = -1mA, T _A = +25°C			1.3	1.9	kΩ
Output Bias Current	I _{BIASN}	V _{N_OUT} = V+			6	11	μA
Peak Output Current	I _{PEAKN}	C _L = 22nF			7.0		Α

Electrical Characteristics (continued)

 $(V+ = +12V, C_L = 0F, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C.$ see Figure 1.) (Note 3)


PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
p-CHANNEL OUTPUT (P_OUT)								
		V+ = +12V,	T _A = +25°C		0.88	1.40		
P_OUT Resistance		I _{P_OUT} = 100mA	T _A = +125°C			1.80	Ω	
	R _{P_OUT}	V+ = +4.5V,	T _A = +25°C		0.91	1.45	Δ	
		I _{P_OUT} = 100mA	T _A = +125°C			1.85		
Output Leakage Current	I _{LEAKP}	V _{P_OUT} = 0V			0.01	1	μA	
Peak Output Current	I _{PEAKN}	C _L = 22nF			3.0		Α	
LOGIC INPUTS (IN+, IN-)	<u> </u>	T					1	
Logic-High Input Voltage	V _{IH}			2.0			V	
Logic-Low Input Voltage	V _{IL}					8.0	V	
Logic-Input Hysteresis	V _{HYS}				0.2		V	
Logic-Input Leakage Current		$V_{IN+} = V_{IN-} = 0V \text{ or } V+$			0.02		μA	
Input Capacitance					10		pF	
SWITCHING CHARACTERISTIC	S FOR V+=	+12V (Figure 1)						
		C _L = 1nF			6			
Rise Time	t _R	C _L = 5nF			22	ns	ns	
		C _L = 10nF			36			
	t _F	C _L = 1nF			4			
Fall Time		C _L = 5nF			11		ns	
		C _L = 10nF			17			
Turn-On Delay Time	t _{D-ON}	C _L = 1nF (Note 4)		7	12	18	ns	
Turn-Off Delay Time	t _{D-OFF}	C _L = 1nF (Note 4)		7	12	18	ns	
Break-Before-Make Time	t _{BBM}				2		ns	
SWITCHING CHARACTERISTIC	S FOR V+ =	+4.5V (Figure 1)						
		C _L = 1nF			5			
Rise Time	t _R	C _L = 5nF			16		ns	
		C _L = 10nF			25		1	
		C _L = 1nF			4			
Fall Time	t _F	C _L = 5nF			10		ns	
	'	C _L = 10nF			14		1	
Turn-On Delay Time	t _{D-ON}	C _L = 1nF (Note 4)		7	13	21	ns	
Turn-Off Delay Time	t _{D-OFF}	C _L = 1nF (Note 4)		7	14	22	ns	
Break-Before-Make Time	t _{BBM}				2		ns	
THERMAL CHARACTERISTICS		1					1	
Thermal Shutdown		Temperature rising (Not	e 4)		166	,	°C	
Thermal-Shutdown Hysteresis		(Note 4)			13		°C	

Note 3: Limits are 100% tested at T_A = +25°C. Limits over operating temperature range are guaranteed through correlation using the statistical quality control (SQC) method.

Note 4: Design guaranteed by bench characterization. Limits are not production tested.

Typical Operating Characteristics

(C_L = 1000pF, T_A = +25°C, unless otherwise noted. See <u>Figure 1</u>.)




0V

20ns/div

Typical Operating Characteristics (continued)

(C_L = 1000pF, T_A = +25°C, unless otherwise noted. See Figure 1.)



www.analog.com Analog Devices | 5


0V

20ns/div

V_{OUTPUT} 5V/div

V_{OUTPUT} 5V/div


Pin Configuration



Pin Description

PIN	NAME	FUNCTION		
1	IN+	Noninverting Logic Input. Connect IN+ to V+ when not used.		
2	2 GND Ground			
3	IN-	Inverting Logic Input. Connect IN- to GND when not used.		
4	N_OUT Driver Sink Output. Open-drain n-channel output. Sinks current for power MOSFET turn-off.			
5	P_OUT	Driver Source Output. Open-drain p-channel output. Sources current for power MOSFET turn-on.		
6	V+	Power-Supply Input. Bypass V+ to GND with a 1µF low-ESR ceramic capacitor.		

Functional Diagram






Figure 1. Timing Diagram and Test Circuit

Detailed Description

Logic Inputs

The MAX25615's logic input is protected against voltage spikes up to +16V, regardless of the V+ voltage. The low 10pF input capacitance of the inputs reduces loading and increases switching speed. This device has two inputs that give the user greater flexibility in controlling the MOSFET. Table 1 shows all possible input combinations. Connect IN+ to V+ or IN- to GND when not used.

Table 1. Truth Table

IN+	IN-	p-CHANNEL	n-CHANNEL
L	L	Off	On
L	Н	Off	On
Н	L	On	Off
Н	Н	Off	On

L = Logic-low, H = Logic-high.

Alternatively, the unused input can be used as an on/off control input (Table 1).

Undervoltage Lockout (UVLO)

When V+ is below the UVLO threshold, the n-channel is on and the p-channel is off, independent of the state of the inputs. The UVLO is typically 3.45V with 200mV typical hysteresis to avoid chattering. A typical falling delay of 2μ s makes the UVLO immune to narrow negative transients in noisy environments.

Driver Outputs

The IC provides two separate outputs. One is an opendrain p-channel, the other an open-drain n-channel. They have distinct current sourcing/sinking capabilities to independently control the rise and fall times of the MOSFET gate. Add a resistor in series with P_OUT/N_OUT to slow the corresponding rise/fall time of the MOSFET gate.

Applications Information

Supply Bypassing, Device Grounding, and Placement

Ample supply bypassing and device grounding are extremely important because when large external capacitive loads are driven, the peak current at the V+ pin can approach 3A, while at the GND pin, the peak current can approach 7A. V_{CC} drops and ground shifts are forms of negative feedback for inverters and, if excessive, can cause multiple switching when the IN- input is used and the input slew rate is low. The device driving the input should be referenced to the IC's GND pin, especially when the IN- input is used. Ground shifts due to insufficient device grounding can disturb other circuits sharing the same AC ground return path. Any series inductance in the V+, P OUT, N OUT, and/or GND paths can cause oscillations due to the very high di/dt that results when the IC is switched with any capacitive load. A 1µF or larger value ceramic capacitor is recommended, bypassing V+ to GND and placed as close as possible to the pins. When driving very large loads (e.g., 10nF) at minimum rise time, 10µF or more of parallel storage capacitance is recommended. A ground plane is highly recommended to minimize ground return resistance and series inductance. Care should be taken to place the IC as close as possible to the external MOSFET being driven to further minimize board inductance and AC path resistance.

Power Dissipation

Power dissipation of the IC consists of three components, caused by the quiescent current, capacitive charge and discharge of internal nodes, and the output current (either capacitive or resistive load). The sum of these components must be kept below the maximum power-dissipation limit of the package at the operating temperature.

The quiescent current is 0.5mA typical. The current required to charge and discharge the internal nodes is frequency dependent (see the <u>Typical Operating</u> Characteristics).

For capacitive loads, the total power dissipation is approximately:

$$P = C_{I OAD} \times (V+)^2 \times FREQ$$

where C_{LOAD} is the capacitive load, V+ is the supply voltage, and FREQ is the switching frequency.

Layout Information

The IC's MOSFET drivers source and sink large currents to create very fast rise and fall edges at the gate of the switching MOSFET. The high di/dt can cause unacceptable

ringing if the trace lengths and impedances are not well controlled. The following PCB layout guidelines are recommended when designing with the IC:

- Place one or more 1µF decoupling ceramic capacitor(s) from V+ to GND as close as possible to the IC. At least one storage capacitor of 10µF (min) should be located on the PCB with a low resistance path to the V+ pin of the IC. There are two AC current loops formed between the IC and the gate of the MOSFET being driven. The MOSFET looks like a large capacitance from gate to source when the gate is being pulled low. The active current loop is from N OUT of the IC to the MOSFET gate to the MOSFET source and to GND of the IC. When the gate of the MOSFET is being pulled high, the active current loop is from P OUT of the IC to the MOSFET gate to the MOSFET source to the GND terminal of the decoupling capacitor to the V+ terminal of the decoupling capacitor and to the V+ terminal of the IC. While the charging current loop is important, the discharging current loop is critical. It is important to minimize the physical distance and the impedance in these AC current paths.
- In a multilayer PCB, the component surface layer surrounding the IC should consist of a GND plane containing the discharging and charging current loops.

Ordering Information

PART	INPUT LOGIC LEVELS	PIN-PACKAGE
MAX25615AUT/V+	TTL	6 SOT23

Note: All devices are specified over the -40°C to +125°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

/V Denotes an automotive-qualified part.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to analog.com/en/resources/packaging-quality-symbols-footprints/package-index.html. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
6 SOT23	U6+1A	21-0058	

MAX25615

7A Sink, 3A Source, 12ns, SOT23 MOSFET Driver

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/18	Initial release	_
1	11/18	Updated maximum operating voltage and absolute maximum ratings	1, 2, 7
2	11/18	Updated Typical Operating Circuit figure	1
3	12/19	Updated package code in the Package Information table	8

