

12-Stage Binary Ripple Counter

MC74AC4040

The MC74AC4040 consists of 12 master-slave flip-flops. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of the Clock input. Reset is asynchronous and active-high.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the MC74AC4040 for some designs.

Features

- 140 MHz Typ. Clock
- Outputs Source/Sink 24 mA
- Operating Voltage Range: 2.0 to 6.0 V
- High Noise Immunity
- These are Pb-Free Devices





Figure 1. Pinout: 16-Lead Packages Conductors (Top View)

FUNCTION TABLE

Clock	Reset	Reset Output State		
	L	No Change		
	L	Advance to next state		
Х	Н	All Outputs are low		



MARKING DIAGRAM



XXXX = Specific Device Code
A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

1




Figure 2. Logic Diagram

MAXIMUM RATINGS

Symbol	Parame	ter	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +6.5	V
VI	DC Input Voltage		$-0.5 \le V_{CC} + 0.5$	V
Vo	DC Output Voltage (Note 1)		$-0.5 \le V_{CC} + 0.5$	V
I _{IK}	DC Input Diode Current		±20	mA
l _{ok}	DC Output Diode Current		±50	mA
Io	DC Output Sink/Source Current		±50	mA
I _{CC}	DC Supply Current per Output Pin		±50	mA
I _{GND}	DC Ground Current per Output Pin		±50	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead temperature, 1 mm from Case for	r 10 Seconds	260	°C
TJ	Junction temperature under Bias		+150	°C
θ_{JA}	Thermal Resistance (Note 2)		126	°C/W
P _D	Power Dissipation in Still Air at 25°C		995	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage (Note 3)	Human Body Model Charged Device Model	> 2000 > 1000	V
I _{Latch-Up}	Latch-Up Performance (Note 4)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality

- stresses exceeding those listed in the Maximum Hatings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 1. Io absolute maximum rating must be observed.

 2. The package thermal impedance is calculated in accordance with JESD51–7.

 3. HBM tested to EIA / JESD22–A114–A. CDM tested to JESD22–C101–A. JEDEC recommends that ESD qualification to EIA/JESD22–A115A (Machine Model) be discontinued.
- 4. Tested to EIA/JÉSD78 Class II.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{IN} /V _{OUT}	Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	-
T _A	Operating Temperature, All Package Types	-40	+85	°C
t _r /t _f	Input Rise/Fall Time $ \begin{array}{c} \text{V}_{CC} = 3.0 \text{ V} \\ \text{(Figure 1)} \end{array} $ $ \begin{array}{c} \text{V}_{CC} = 4.5 \text{ V} \\ \text{V}_{CC} = 5.5 \text{ V} \end{array} $	0 0 0	150 40 25	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Conditions	Value	Unit
I _{CC}	Maximum Quiescent Supply Voltage	$V_{in} = V_{CC}$ or GND $V_{CC} = 5.5 \text{ V}$, $T_A = \text{Worst Case}$	80	μΑ
I _{CC}	Maximum Quiescent Supply Current	$V_{in} = V_{CC}$ or GND $V_{CC} = 5.5 \text{ V}, T_A = 25^{\circ}\text{C}$	8.0	μΑ

DC CHARACTERISTICS

				74	AC	74AC	
			V _{cc}	T _A = +	-25°C	T _A = -40°C to +85°C	
Symbol	Parameter	Conditions	(V)	Тур	G	uaranteed Limits	Unit
V _{IH}	Minimum High Level Input Voltage	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	3.0 4.5 5.5	- - -	2.1 3.15 3.85	2.1 3.15 3.85	V
V _{IL}	Maximum Low Level Input Voltage	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	3.0 4.5 5.5	- - -	0.9 1.35 1.65	0.9 1.35 1.65	V
V _{OH}	Minimum High Level Output Voltage	I _{OUT} = -50 μA	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V
		$*V_{IN} = V_{IL} \text{ or } V_{IH}$ -12 mA I_{OH} -24 mA	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V
V _{OL}	Maximum Low Level Output Voltage	Ι _{ΟUT} = 50 μΑ	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$^{\star V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}}}_{\text{12 mA}}$ $^{\text{I}_{\text{OL}}}_{\text{OL}} = ^{24} \text{ mA}$ $^{\text{24 mA}}_{\text{24 mA}}$	3.0 4.5 5.5	- - -	0.36 0.36 0.36	0.44 0.44 0.44	V
I _{IN}	Maximum Input Leakage Current	V _I = V _{CC} , GND	5.5	-	±0.1	±1.0	μΑ
I _{OLD}	Minimum Dynamic Output Current†	V _{OLD} = 1.65 V Max	5.5	-	-	75	mA
I _{OHD}	1	V _{OHD} = 3.85 V Min	5.5	-	_	-75	mA

^{*}All outputs loaded; thresholds on input associated with output under test. \dagger Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

				74AC		74AC			
			V _{CC} *		_A = +25° _L = 50 p		T _A = -40°C C _L = 9		
Symbol	Parameter	Conditions	(V)	Min	Тур	Max	Min	Max	Unit
f _{max}	Maximum Clock Frequency		3.3 5.0	110 130	120 140	-	100 120	-	MHz
n _{CP} to Q1	Propagation Delay n _{CP} to Q1		3.3 5.0	2.0 2.0	- -	11 8.0	2.0 2.0	14 10	ns
Q _n to Q _n +1	Propagation Delay Q _n to Q _n +1		3.3 5.0	0 0	-	5.5 3.5	0 0	6.5 4.5	ns
MR to Q t _{HL}	Propagation Delay MR to Q		3.3 5.0	3.0 3.0	- -	12 10	3.0 3.0	15 12	ns
t _{rec} n _{CP} to MR	Recovery Time		3.3 5.0	0 0	-2.5 -1.5	- -	0 0	-	ns
t _w n _{CP}	Minimum Pulse Width Clock Pin		3.3 5.0	4.0 3.0	3.5 2.5	1 1	4.5 3.5	- -	ns
t _w MR	Minimum Pulse Width Master Reset		3.3 3.0	4.0 3.0	3.5 2.5	1 1	4.5 3.5	- -	ns

CAPACITANCE

Symbol	Parameter	Conditions	Value Typ	Unit
C _{IN}	Input Capacitance	V _{CC} = 5.0 V	4.5	pF
C _{PD}	Power Dissipation Capacitance	V _{CC} = 5.0 V	50	pF

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
MC74AC4040DR2G	AC4040G	SOIC-16 (Pb-Free)	2,500 Tape & Reel

^{*}Voltage Range 3.3 V is 3.3 V ± 0.3 V. *Voltage Range 5.0 V is 5.0 V ± 0.5 V.







SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


DATE 18 OCT 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS							
DIM	MIN NOM MAX						
А	1.35	1.55	1.75				
A1	0.10	0.18	0.25				
A2	1.25	1.37	1.50				
b	0.35	0.42	0.49				
С	0.19	0.22	0.25				
D		9.90 BSC					
E		6.00 BSC					
E1	3.90 BSC						
е		1.27 BSC					
h	0.25		0.50				
L	0.40	0.83	1.25				
L1		1.05 REF					
Θ	0.		7*				
TOLERAN	CE OF FO	RM AND	POSITION				
aaa	0.10						
bbb	0.20						
ccc	0.10						
ddd	0.25						
eee		0.10					



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B

ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	,	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.	,	4.	CATHODE	4.			
5.	DRAIN, #3	5.		5.	COMMON DRAIN (OUTPUT)		
6.	DRAIN, #3	6.		6.	COMMON DRAIN (OUTPUT)		
7.	DRAIN, #4		CATHODE	7.	COMMON DRAIN (OUTPUT)		
8.	DRAIN, #4		CATHODE	8.	SOURCE P-CH		
	GATE, #4		ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4		ANODE	10.			
11.	GATE, #3		ANODE	11.			
12	SOURCE, #3	12.	ANODE	12.			
13.	GATE, #2	13.	ANODE	13.			
13. 14.	GATE, #2 SOURCE, #2	13. 14.	ANODE	14.	COMMON DRAIN (OUTPUT)		
13. 14. 15.	GATE, #2 SOURCE, #2 GATE, #1	13. 14. 15.	ANODE ANODE	14. 15.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
13. 14.	GATE, #2 SOURCE, #2	13. 14.	ANODE	14.	COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 2 OF 2		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales