

Hex D Flip-Flop with Common Clock and Reset

High-Performance Silicon-Gate CMOS

MC74HC174A

The MC74HC174A is identical in pinout to the LS174. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of six D flip-flops with common Clock and Reset inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Reset is asynchronous and active-low.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard
- Chip Complexity: 162 FETs or 40.5 Equivalent Gates
- -Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable*
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant






SOIC-16 **D SUFFIX CASE 751B**

TSSOP-16 **DT SUFFIX CASE 948F**



MN SUFFIX CASE 485AW

MARKING DIAGRAMS





TSSOP-16



QFN16


XXXXXXX = Specific Device Code

= Assembly Location

= Wafer Lot WL, L = Year WW, W = Work Week = Pb-Free Package G or ■

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. Logic Diagram

FUNCTION TABLE

| | Inputs | | |
|-------|--------|---|-----------|
| Reset | Clock | D | Q |
| L | Х | Х | L |
| Н | | Н | Н |
| Н | | L | L |
| Н | L | Х | No Change |
| Н | ~ | X | No Change |

MAXIMUM RATINGS

| Symbol | Parameter | | Value | Unit |
|----------------------|--|--|------------------------------|------|
| V _{CC} | DC Supply Voltage | | -0.5 to +6.5 | V |
| V _{IN} | DC Input Voltage | | -0.5 to V _{CC} +0.5 | V |
| V _{OUT} | DC Output Voltage | | -0.5 to V _{CC} +0.5 | V |
| I _{IN} | DC Input Diode Current, per Pin | | ±20 | mA |
| I _{OUT} | DC Output Diode Current, per Pin | | ±25 | mA |
| Icc | DC Supply Current, V _{CC} and GND Pins | | ±50 | mA |
| I _{IK} | Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC}) | | ±20 | mA |
| lok | Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC}) | | ±20 | mA |
| T _{STG} | Storage Temperature Range | | -65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds | | 260 | °C |
| T_J | Junction Temperature Under Bias | | +150 | °C |
| θЈА | Thermal Resistance (Note 1) | SOIC-16 QFN16 TSSOP-16 | 126 118 159 | °C/W |
| P _D | Power Dissipation in Still Air at 25°C | SOIC-16 QFN16 TSSOP-16 | 995 1062 787 | mW |
| MSL | Moisture Sensitivity | | Level 1 | _ |
| F _R | Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in. | - |
| V _{ESD} | ESD Withstand Voltage (Note 2) | Human Body Model Charged Device Model | 2000 N/A | V |
| I _{LATCHUP} | Latchup Performance (Note 3) | | ±100 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Measured with minimum pad spacing on an FR4 board, using 76mm-by-114mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.
 3. Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|---------------------------------------|--|------------------|---------------------------|------|
| V _{CC} | DC Supply Voltage | 2.0 | 6.0 | V |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage (Note 4) | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | -55 | +125 | °C |
| t _r , t _f | CLOCK Input Rise and Fall Time (Figure 3) $ \begin{array}{c} V_{CC} = 2.0 \ V \\ V_{CC} = 3.3 \ V \\ V_{CC} = 4.5 \ V \\ V_{CC} = 6.0 \ V \\ \end{array} $ | 0 0 0 0 | 1000 700 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

| | | | V _{CC} | Guaran | teed Limi | t | |
|-----------------|---|--|-------------------|--------------------|--------------------|--------------------|------|
| Symbol | Parameter | Test Conditions | V | –55°C to 25°C | ≤ 85°C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | V_{OUT} = 0.1 V or V_{CC} – 0.1 V $ I_{OUT} \le 20 \mu A$ | 2.0 4.5 6.0 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | V |
| V _{IL} | Maximum Low-Level Input Voltage | V_{OUT} = 0.1 V or V_{CC} – 0.1 V $ I_{OUT} \le 20 \mu A$ | 2.0 4.5 6.0 | 0.5 1.35 1.8 | 0.5 1.35 1.8 | 0.5 1.35 1.8 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \ \mu\text{A}$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$ | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.7 5.2 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$ | 4.5 6.0 | 0.26 0.26 | 0.33 0.33 | 0.4 0.4 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| lcc | Maximum Quiescent Supply Current (per Package) | $V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$ | 6.0 | 4.0 | 40 | 160 | μΑ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS


| | | | Guaran | teed Limi | | |
|--------------------------------------|---|-------------------|-----------------|-----------------|-----------------|------|
| Symbol | Parameter | V | -55°C to 25°C | ≤ 85°C | ≤125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 2, 5) | 2.0 4.5 6.0 | 6.0 30 35 | 4.8 24 28 | 4.0 20 24 | MHz |
| t _{PLH} t _{PHL} | Maximum Propagation Delay, Clock to Q (Figures 3, 5) | 2.0 4.5 6.0 | 110 22 19 | 140 28 24 | 165 33 28 | ns |
| t _{PLH} t _{PHL} | Maximum Propagation Delay, Reset to Q (Figures 2, 5) | 2.0 4.5 6.0 | 110 21 19 | 140 28 24 | 160 32 27 | ns |
| t _{TLH} t _{THL} | Maximum Output Transition Time, Any Output (Figures 2, 5) | 2.0 4.5 6.0 | 75 15 13 | 95 19 16 | 110 22 19 | ns |
| C _{in} | Maximum Input Capacitance | | 10 | 10 | 10 | pF |

| | | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|---|----------|---|----|
| C_{PD} | Power Dissipation Capacitance, per Enabled Output | (Note 5) | 62 | pF |

^{5.} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS

| | | | | | G | uarante | ed Limit | | | |
|---------------------------------|---|--------|-------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|------|
| | | | V _{CC} | -55°C 1 | to 25°C | ≤8 | 5°C | ≤12 | .5°C | |
| Symbol | Parameter | Figure | V | Min | Max | Min | Max | Min | Max | Unit |
| t _{su} | Minimum Setup Time, Data to Clock | 5 | 2.0 4.5 6.0 | 50 10 9.0 | | 65 13 11 | | 75 15 13 | | ns |
| t _h | Minimum Hold Time, Clock to Data | 5 | 2.0 4.5 6.0 | 5.0 5.0 5.0 | | 5.0 5.0 5.0 | | 5.0 5.0 5.0 | | ns |
| t _{rec} | Minimum Recovery Time, Reset Inactive to Clock | 4 | 2.0 4.5 6.0 | 5.0 5.0 5.0 | | 5.0 5.0 5.0 | | 5.0 5.0 5.0 | | ns |
| t _w | Minimum Pulse Width, Clock | 3 | 2.0 4.5 6.0 | 75 15 13 | | 95 19 16 | | 110 22 19 | | ns |
| t _w | Minimum Pulse Width, Reset | 4 | 2.0 4.5 6.0 | 75 15 13 | | 95 19 16 | | 110 22 19 | | ns |
| t _r , t _f | Maximum Input Rise and Fall Times | 3 | 2.0 4.5 6.0 | | 1000 500 400 | | 1000 500 400 | | 1000 500 400 | ns |




| Test | Switch Position | CL | R_{L} |
|-------------------------------------|-----------------|-------|---------|
| t _{PLH} / t _{PHL} | Open | 50 pF | 1 kΩ |
| t _{PLZ} / t _{PZL} | V _{CC} | | |
| t _{PHZ} / t _{PZH} | GND | | |

 $^{\star}C_{L}$ Includes probe and jig capacitance

Figure 2. Test Circuit

SWITCHING WAVEFORMS








Figure 4. Switching Waveform




Figure 5. Switching Waveform




Figure 6. Expanded Logic Diagram

ORDERING INFORMATION


| Device | Marking | Package | Shipping [†] |
|--------------------|------------|----------|--------------------------|
| MC74HC174ADR2G | HC174AG | SOIC-16 | 2500 Units / Tape & Reel |
| MC74HC174ADR2G-Q* | HC174AG | SOIC-16 | 2500 Units / Tape & Reel |
| MC74HC174ADTR2G | HC 174A | TSSOP-16 | 2500 Units / Tape & Reel |
| MC74HC174ADTR2G-Q* | HC 174A | TSSOP-16 | 2500 Units / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.

*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS









SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


DATE 18 OCT 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







| MILLIMETERS | | | | | | |
|-------------|-------------------------|---------------|------|--|--|--|
| DIM | MIN NOM MAX | | | | | |
| А | 1.35 | 1.55 | 1.75 | | | |
| A1 | 0.10 | 0.18 | 0.25 | | | |
| A2 | 1.25 | 1.37 | 1.50 | | | |
| b | 0.35 | 0.42 | 0.49 | | | |
| С | 0.19 | 0.22 | 0.25 | | | |
| D | | 9.90 BSC | | | | |
| E | 6.00 BSC | | | | | |
| E1 | 3.90 BSC | | | | | |
| е | 1.27 BSC | | | | | |
| h | 0.25 | .25 | | | | |
| L | 0.40 | 0.40 0.83 1.2 | | | | |
| L1 | | 1.05 REF | | | | |
| Θ | 0 2. | | | | | |
| TOLERAN | CE OF FORM AND POSITION | | | | | |
| aaa | 0.10 | | | | | |
| bbb | 0.20 | | | | | |
| ccc | | 0.10 | | | | |
| ddd | | 0.25 | | | | |
| eee | | 0.10 | | | | |



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|--------------------------|---|-------------|--|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1 | .27P | PAGE 1 OF 2 | | |


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B

ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

A = Assembly Location
WL = Wafer Lot

Y = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: | | STYLE 2: | | STYLE 3: | S | TYLE 4: | |
|-------------------|------------------------------------|-------------------|----------------|------------|--|---------|-------------------|
| | COLLECTOR | PIN 1. | CATHODE | PIN 1. | COLLECTOR, DYE #1 | PIN 1. | COLLECTOR, DYE #1 |
| | BASE | 2. | ANODE | 2. | BASE. #1 | 2. | |
| 3. | EMITTER | 3. | NO CONNECTION | 3. | EMITTER. #1 | 3. | |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, #1 | 4. | COLLECTOR, #2 |
| 5. | EMITTER | 5. | CATHODE | 5. | COLLECTOR, #2 | 5. | COLLECTOR, #3 |
| 6. | BASE | 6. | NO CONNECTION | 6. | BASE, #2 | 6. | COLLECTOR, #3 |
| 7. | COLLECTOR | 7. | ANODE | 7. | EMITTER, #2 | 7. | COLLECTOR, #4 |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, #2 | 8. | COLLECTOR, #4 |
| 9. | BASE | 9. | CATHODE | 9. | COLLECTOR, #3 | 9. | BASE, #4 |
| 10. | EMITTER | 10. | ANODE | 10. | BASE, #3 | 10. | EMITTER, #4 |
| 11. | NO CONNECTION | 11. | NO CONNECTION | 11. | EMITTER, #3 | 11. | |
| | EMITTER | 12. | CATHODE | 12. | COLLECTOR, #3 | 12. | |
| 13. | BASE | 13. | | 13. | COLLECTOR, #4 | 13. | BASE, #2 |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, #4 | 14. | |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, #4 | 15. | |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 |
| | | | | | | | |
| STYLE 5: | | STYLE 6: | | STYLE 7: | | | |
| PIN 1. | DRAIN, DYE #1 | PIN 1. | CATHODE | PIN 1. | SOURCE N-CH | | |
| 2. | DRAIN, #1 | 2. | CATHODE | 2. | COMMON DRAIN (OUTPUT) | | |
| 3. | , | 3. | CATHODE | 3. | COMMON DRAIN (OUTPUT) | | |
| 4. | , | 4. | CATHODE | 4. | | | |
| 5. | DRAIN, #3 | 5. | | 5. | COMMON DRAIN (OUTPUT) | | |
| 6. | DRAIN, #3 | 6. | | 6. | COMMON DRAIN (OUTPUT) | | |
| 7. | DRAIN, #4 | | CATHODE | 7. | COMMON DRAIN (OUTPUT) | | |
| 8. | DRAIN, #4 | | CATHODE | 8. | SOURCE P-CH | | |
| | GATE, #4 | | ANODE | 9. | SOURCE P-CH | | |
| 10. | SOURCE, #4 | | ANODE | 10. | | | |
| 11. | GATE, #3 | | ANODE | 11. | | | |
| 12 | SOURCE, #3 | 12. | ANODE | 12. | | | |
| | | | | | | | |
| 13. | GATE, #2 | 13. | ANODE | 13. | | | |
| 13. 14. | GATE, #2 SOURCE, #2 | 13. 14. | ANODE | 14. | COMMON DRAIN (OUTPUT) | | |
| 13. 14. 15. | GATE, #2 SOURCE, #2 GATE, #1 | 13. 14. 15. | ANODE ANODE | 14. 15. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 13. 14. | GATE, #2 SOURCE, #2 | 13. 14. | ANODE | 14. | COMMON DRAIN (OUTPUT) | | |

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|------------------------------|---|-------------|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1.27P | | PAGE 2 OF 2 | |

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


DATE 19 OCT 2006



☐ 0.10 (0.004)

SEATING PLANE

D




TSSOP-16 WB

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.90 | 5.10 | 0.193 | 0.200 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC | | 0.026 BSC | |
| Н | 0.18 | 0.28 | 0.007 | 0.011 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | | 0.252 BSC | |
| М | 0 ° | 8° | 0 ° | 8 ° |

RECOMMENDED SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|---|-------------|--|
| DESCRIPTION: | TSSOP-16 | | PAGE 1 OF 1 | |

DETAIL E

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales