onsemi

3-to-8 Line Decoder

With 5 V-Tolerant Inputs

MC74LVX138

The MC74LVX138 is an advanced high speed CMOS 3-to-8 line decoder. The inputs tolerate voltages up to 5.5 V, allowing the interface of 5.0 V systems to 3.0 V systems.

When the device is enabled, three Binary Select inputs (A0 - A2) determine which one of the outputs $(\overline{O0} - \overline{O7})$ will go Low. When enable input E3 is held Low or either $\overline{E2}$ or $\overline{E1}$ is held High, decoding function is inhibited and all outputs go high. E3, $\overline{E2}$, and $\overline{E1}$ inputs are provided to ease cascade connection and for use as an address decoder for memory systems.


Features


- High Speed: $t_{PD} = 5.5$ ns (Typ) at $V_{CC} = 3.3$ V
- Low Power Dissipation: $I_{CC} = 4 \mu A$ (Max) at $T_A = 25 \text{ °C}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Low Noise: $V_{OLP} = 0.5 V (Max)$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 100 mA
- ESD Performance:
 - Human Body Model > 2000 V
- These Devices are Pb-Free and are RoHS Compliant





TSSOP-16 DT SUFFIX CASE 948F





PIN NAMES

| Pins | Function |
|-------|----------------|
| A0-A2 | Address Inputs |
| E1-E2 | Enable Inputs |
| E3 | Enable Input |
| 00-07 | Outputs |

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

MC74LVX138




Figure 1. Logic Diagram

| | | INPU | JTS | | | | | | OUT | PUTS | | | |
|-------------|-------------|-------------|-------------|-------------|-------------|------|---------|------|------|------|------|---------|------|
| E1 | E2 | E3 | A0 | A1 | A2 | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
| H X X | X H X | X X L | X X X | X X X | X X X | ΤΤΤ | ннн | ннн | ттт | ттт | нтт | нтт | ттт |
| | L L L | тттт | | ーーエエ | | LHHH | H L H H | HHLH | エエエー | エエエエ | тттт | тттт | тттт |
| L L L | L L L | тттт | | | тттт | тттт | тттт | тттт | エエエエ | ーエエエ | ΗLΗΗ | H H L H | エエエー |

H = High Voltage Level; L = Low Voltage Level; X = High or Low Voltage Level and Transitions Are Acceptable; For I_{CC} reasons, DO NOT FLOAT Inputs




Figure 2. Expansion to 1-of-32 Decoding

MAXIMUM RATINGS

| Symbol | Parameter | | Value | Unit |
|------------------|---|--|-------------------------------|------|
| V _{CC} | DC Supply Voltage | | -0.5 to +6.5 | V |
| V _{IN} | DC Input Voltage | | -0.5 to +6.5 | V |
| V _{OUT} | DC Output Voltage | | -0.5 to V _{CC} + 0.5 | V |
| I _{IN} | DC Input Current, per Pin | | ±20 | mA |
| I _{OUT} | DC Output Current, per Pin | | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | | ±75 | mA |
| I _{IK} | Input Clamp Current | | -20 | mA |
| I _{OK} | Output Clamp Current | | ±20 | mA |
| T _{STG} | Storage Temperature Range | | -65 to +150 | °C |
| ΤL | Lead Temperature, 1 mm from Case for 10 Seconds | | 260 | °C |
| Τ _J | Junction Temperature Under Bias | | +150 | °C |
| θ_{JA} | Thermal Resistance (Note 1) | SOIC-16 TSSOP-16 | 126 159 | °C/W |
| PD | Power Dissipation in Still Air at 25 °C | SOIC-16 TSSOP-16 | 995 787 | mW |
| MSL | Moisture Sensitivity | | Level 1 | |
| F _R | Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in | |
| V _{ESD} | ESD Withstand Voltage (Note 2) | Human Body Model Charged Device Model | 2000 N/A | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Measured with minimum pad spacing on an FR4 board, using 76mm-by-114mm, 2-ounce copper trace no air flow per JESD51-7.

2. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|-----------------------|--|-----|-----------------|------|
| V _{CC} | DC Supply Voltage | 2.0 | 3.6 | V |
| V _{in} | DC Input Voltage | 0 | 5.5 | V |
| V _{out} | DC Output Voltage | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | -40 | +85 | °C |
| $\Delta t / \Delta V$ | Input Rise and Fall Time | 0 | 100 | ns/V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

| | | | Vcc | - | T _A = 25 °C | ; | T _A = -40 | to 85 °C | |
|-----------------|--|---|-------------------|--------------------|------------------------|--------------------|----------------------|--------------------|------|
| Symbol | Parameter | Test Conditions | v | Min | Тур | Max | Min | Max | Unit |
| V _{IH} | High-Level Input Voltage | | 2.0 3.0 3.6 | 1.5 2.0 2.4 | - - - | | 1.5 2.0 2.4 | - - - | V |
| V _{IL} | Low-Level Input Voltage | | 2.0 3.0 3.6 | - - - | - - - | 0.5 0.8 0.8 | - - - | 0.5 0.8 0.8 | V |
| V _{OH} | High-Level Output Voltage (V _{in} = V _{IH} or V _{IL}) | I _{OH} = -50 μA I _{OH} = -50 μA I _{OH} = -4 mA | 2.0 3.0 3.0 | 1.9 2.9 2.58 | 2.0 3.0 - | | 1.9 2.9 2.48 | - - - | V |
| V _{OL} | Low-Level Output Voltage (V _{in} = V _{IH} or V _{IL}) | $I_{OL} = 50 \ \mu A$ $I_{OL} = 50 \ \mu A$ $I_{OL} = 4 \ m A$ | 2.0 3.0 3.0 | - - - | 0.0 0.0 - | 0.1 0.1 0.36 | - - - | 0.1 0.1 0.44 | V |
| l _{in} | Input Leakage Current | $V_{in} = 5.5 \text{ V or GND}$ | 3.6 | - | - | ±0.1 | - | ±1.0 | μΑ |
| I _{CC} | Quiescent Supply Current | $V_{in} = V_{CC} \text{ or } GND$ | 3.6 | _ | - | 4.0 | - | 40.0 | μΑ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

| | | | | | T _A = 25 °C | ; | T _A = -40 | to 85 °C | |
|--|---|--|--|-----|------------------------|--------------|----------------------|--------------|------|
| Symbol | Parameter | Test Condi | tions | Min | Тур | Max | Min | Max | Unit |
| t _{PLH} , t _{PHL} | Propagation Delay Input to Output | V _{CC} = 2.7 V | C _L = 15 pF C _L = 50 pF | | 7.1 9.6 | 13.8 17.3 | 1.0 1.0 | 16.5 20.0 | ns |
| | | $V_{CC} = 3.3 \pm 0.3 \text{ V}$ | C _L = 15 pF C _L = 50 pF | | 5.5 8.0 | 8.8 12.3 | 1.0 1.0 | 10.5 14.0 | |
| t _{PLH} , t _{PHL} | Propagation Delay E3 to \overline{O} | V _{CC} = 2.7 V | C _L = 15 pF C _L = 50 pF | | 8.7 11.2 | 16.3 19.8 | 1.0 1.0 | 19.5 23.0 | ns |
| | | $V_{CC} = 3.3 \pm 0.3 \text{ V}$ | C _L = 15 pF C _L = 50 pF | - | 6.8 9.3 | 10.6 14.1 | 1.0 1.0 | 12.5 16.0 | |
| t _{PLH} , t _{PHL} | Propagation Delay E1 or E2 to \overline{O} | V _{CC} = 2.7 V | C _L = 15 pF C _L = 50 pF | - | 8.8 11.3 | 16.0 19.5 | 1.0 1.0 | 18.5 22.0 | ns |
| | | V_{CC} = 3.3 ± 0.3 V | C _L = 15 pF C _L = 50 pF | | 6.9 9.4 | 10.4 13.9 | 1.0 1.0 | 11.5 15.0 | |
| t _{OSHL} t _{OSLH} | Output-to-Output Skew (Note 1) | $V_{CC} = 2.7 V$ $V_{CC} = 3.3 \pm 0.3 V$ | C _L = 50 pF C _L = 50 pF | - | - | 2.5 2.5 | | 2.5 2.5 | ns |

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.

CAPACITIVE CHARACTERISTICS

| | | | T _A = 25 °C | | T _A = -40 | | |
|-----------------|--|-----|------------------------|-----|----------------------|-----|------|
| Symbol | Parameter | Min | Тур | Max | Min | Max | Unit |
| Cin | Input Capacitance | - | 4 | 10 | - | 10 | pF |
| C _{PD} | Power Dissipation Capacitance (Note 2) | - | 34 | - | - | - | pF |

2. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC} \cdot C_{PD}$ is used to determine the no-load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.

MC74LVX138

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}, C_L = 50 \text{ pF}, V_{CC} = 3.3 \text{ V}$)

| | | T _A = 25 °C | | |
|------------------|--|------------------------|------|------|
| Symbol | Characteristic | Тур | Max | Unit |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | - | 0.5 | V |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | - | -0.5 | V |
| V _{IHD} | Minimum High Level Dynamic Input Voltage | - | 2.0 | V |
| V _{ILD} | Maximum Low Level Dynamic Input Voltage | _ | 0.8 | V |

MC74LVX138

SWITCHING WAVEFORMS






Figure 3. .

Figure 4. .





TEST CIRCUIT



*Includes all probe and jig capacitance

Figure 6.

ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|-----------------|------------|-----------------------|-----------------------|
| MC74LVX138DR2G | LVX138G | SOIC-16 (Pb-Free) | 2500 Tape & Reel |
| MC74LVX138DTR2G | LVX 138 | TSSOP-16 (Pb-Free) | 2500 Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



MILLIMETERS

NOM

1.55

0.18

1.37

0.42

0.22

9.90 BSC

MIN

1.35

0.10

1.25

0.35

0.19

DIM

А

Α1

A2

b

С

D

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

DATE 18 OCT 2024

MAX

1.75

0.25


1.50


0.49


0.25


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.











ECOMMENDED MOUNTING FOOTPRINT *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

| DOCUMENT NUMBER: | 98ASB42566B | 98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|--------------------------|--|-------------|--|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1 | .27P | PAGE 1 OF 2 | | |
| | | | | | |

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*

| 16 | A | H | A. | - A | - A | A | A. | Æ |
|----|---|-----|----|-----|-----|-----|----|---|
| | | XX) | | | | | | |
| | | XX | XX | XX | XX | XX) | ΧX | x |
| | 0 | | | NĽ | | | | |
| 1 | H | H | Н | Н | Н | Н | Н | Ъ |

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: | | STYLE 2: | | STYLE 3: | | STYLE 4: | |
|---|--|--|---|---|--|-----------------------|---------------|
| PIN 1. | | PIN 1. | | PIN 1. | COLLECTOR, DYE #1 | PIN 1. | |
| 2. | | 2. | ANODE | 2. | BASE, #1 | 2. | |
| 3. | EMITTER | 3. | NO CONNECTION | 3. | EMITTER, #1 | 3. | •••• |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, #1 | 4. | |
| 5. | | 5. | CATHODE | 5. | COLLECTOR, #2 | 5. | COLLECTOR, #3 |
| 6. | BASE | 6. | NO CONNECTION | 6. | BASE, #2 | 6. | COLLECTOR, #3 |
| 7. | COLLECTOR | 7. | ANODE | 7. | EMITTER, #2 | 7. | COLLECTOR, #4 |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, #2 | 8. | COLLECTOR, #4 |
| 9. | BASE | 9. | CATHODE | 9. | COLLECTOR, #3 | 9. | BASE, #4 |
| 10. | EMITTER | 10. | ANODE | 10. | BASE, #3 | 10. | EMITTER, #4 |
| 11. | NO CONNECTION | 11. | NO CONNECTION | 11. | EMITTER, #3 | 11. | BASE, #3 |
| 12. | EMITTER | 12. | CATHODE | 12. | COLLECTOR, #3 | 12. | EMITTER, #3 |
| 13. | BASE | 13. | CATHODE | 13. | COLLECTOR, #4 | 13. | BASE, #2 |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, #4 | 14. | EMITTER, #2 |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, #4 | 15. | BASE, #1 |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 |
| | | | | | | | |
| | | | | | | | |
| STVLE 5 | | STVLE 6 | | STVLE 7 | | | |
| STYLE 5: PIN 1 | DRAIN DYE #1 | STYLE 6: PIN 1 | CATHODE | STYLE 7: PIN 1 | SOURCE N-CH | | |
| PIN 1. | DRAIN, DYE #1 DRAIN #1 | PIN 1. | CATHODE | PIN 1. | SOURCE N-CH |) | |
| PIN 1. 2. | DRAIN, #1 | PIN 1. 2. | CATHODE | PIN 1. 2. | COMMON DRAIN (OUTPUT | | |
| PIN 1. 2. 3. | DRAIN, #1 DRAIN, #2 | PIN 1. 2. 3. | CATHODE CATHODE | PIN 1. 2. 3. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT | | |
| PIN 1. 2. 3. 4. | DRAIN, #1 DRAIN, #2 DRAIN, #2 | PIN 1. 2. 3. 4. | CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH |) | |
| PIN 1. 2. 3. 4. 5. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 | PIN 1. 2. 3. 4. 5. | CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT |) | |
| PIN 1. 2. 3. 4. 5. 6. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 | PIN 1. 2. 3. 4. 5. 6. | CATHODE CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. 6. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |)) | |
| PIN 1. 2. 3. 4. 5. 6. 7. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 | PIN 1. 2. 3. 4. 5. 6. 7. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. 6. 7. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |)) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #4 DRAIN, #4 | PIN 1. 2. 3. 4. 5. 6. 7. 8. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH |)) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH |))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT |))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |)))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |)))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH |)))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |))))) | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 14. 15. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT |))))) | |

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|------------------------------|---|-------------|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1.27P | | PAGE 2 OF 2 | |
| | | | | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi



*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|--|-------------|---|-------------|--|
| DESCRIPTION: | TSSOP-16 | | PAGE 1 OF 1 | |
| | | | | |
| onsemi and OOSEMU are trademarks of Semiconductor Components Industries LLC dba onsemi or its subsidiaries in the United States and/or other countries onsemi reserves | | | | |

onsemi and OI ISCI III are trademarks or Semiconductor Components industries, LLC data onsemi or its subsidiaries in the United States and/or other countries. Onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights or the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>