

Quad 2-Channel Multiplexer

MC74VHC157, MC74VHCT157A

The MC74VHC157/MC74VHCT157A is an advanced high speed CMOS quad 2-channel multiplexer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

It consists of four 2-input digital multiplexers with common select (S) and enable (\overline{E}) inputs. When \overline{E} is held High, selection of data is inhibited and all the outputs go Low.

The select decoding determines whether the A or B inputs get routed to the corresponding Y outputs.

The MC74VHC157 inputs are compatible with standard CMOS levels while the MC74VHCT157A inputs are compatible with TTL levels. The MC74VHCT157A can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The MC74VHC157 and MC74VHCT157A input structures tolerate voltages up to 5.5 V, allowing the interface of 5 V systems to 3 V systems.

The MC74VHCT157A output structures provide protection when $V_{\rm CC}$ = 0 V. These output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

Features

- High Speed: $t_{PD} = 4.1 \text{ ns (Typ)}$ at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4.0 \,\mu\text{A}$ (Max) at $T_A = 25^{\circ}\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\%$
- Power Down Protection Provided
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V (VHC)
 4.5 V to 5.5 V (VHCT)
- Low Noise: V_{OLP} = 0.8 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 100 mA
- ESD Performance: Human Body Model > 2000 V
- Chip Complexity: 82 FETs or 20 Equivalent Gates
- –Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS–Compliant





D SUFFIX CASE 751B



DT SUFFIX CASE 948F

QFN16 MN SUFFIX CASE 485AW

MARKING DIAGRAMS








A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENTS



FUNCTION TABLE

Inp	Outputs	
Ē	S	Y0 – Y3
Н	Х	L
L	L	A0-A3
L	Н	B0-B3

A0 - A3, B0 - B3 = the levels of the respective Data-Word Inputs.

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +6.5	V
V _{IN}	DC Input Voltage	-0.5 to +6.5	V
V _{OUT}	DC Output Voltage (MC74VHC)	-0.5 to V _{CC} + 0.5	V
	DC Output Voltage (MC74VHCT) Active Mode (High or Low S Tristate Mode (No Power–Off Mode (V_{CC} =	te 1) -0.5 to +6.5	
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±100	mA
I _{IK}	Input Clamp Current	-20	mA
lok	Output Clamp Current MC74 MC74V		mA
T _{STG}	Storage Temperature Range	−65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 secs	260	°C
TJ	Junction Temperature Under Bias	+150	°C
$\theta_{\sf JA}$		C-16 126 FN16 118 P-16 159	°C/W
P _D		C-16 995 FN16 1062 P-16 787	mW
MSL	Moisture Sensitivity	Level 1	-
F _R	Flammability Rating Oxygen Index: 28	to 34 UL 94 V-0 @ 0.157 in	-
V _{ESD}	ESD Withstand Voltage (Note 3) Human Body N Charged Device N		V
I _{LATCHUP}	Latchup Performance (Note 4)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Applicable to devices with outputs that may be tri-stated.
- Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.
 4. Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS

Symbol		Parameter	Min	Max	Unit
MC74VHC					
V _{CC}	DC Supply Voltage		2.0	5.5	V
V _{IN}	DC Input Voltage (Note 5)		0	5.5	V
V _{OUT}	DC Output Voltage (Note 5)		0	V _{CC}	V
T _A	Operating Temperature		-55	+125	°C
t _r , t _f	Input Rise or Fall Rate	V _{CC} = 3.0 V to 3.6 V V _{CC} = 4.5 V to 5.5 V	0 0	100 20	ns/V
MC74VHCT					
V _{CC}	DC Supply Voltage		4.5	5.5	V
V _{IN}	DC Input Voltage (Note 5)		0	5.5	V
V _{OUT}	DC Output Voltage (Note 5)	Active Mode (High or Low State) Tristate Mode Power-Off Mode ($V_{CC} = 0 \text{ V}$)	0 0 0	V _{CC} 5.5 5.5	V
T _A	Operating Temperature		-55	+125	°C
t _r , t _f	Input Rise or Fall Rate	V _{CC} = 4.5 V to 5.5 V	0	20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC CHARACTERISTICS (MC74VHC157)

			V _{CC}	Т	A = 25°	-	T _A ≤	85°C	-55°C ≤T	_ _A ≤125°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	High-Level Input Voltage		2.0 3.0 to 5.5	1.5 0.7 V _{CC}			1.5 0.7 V _{CC}		1.5 0.7 V _{CC}		V
V _{IL}	Low-Level Input Voltage		2.0 3.0 to 5.5			0.5 0.3 V _{CC}		0.5 0.3 V _{CC}		0.5 0.3 V _{CC}	V
V _{OH}	High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
		$V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -4$ mA $I_{OH} = -8$ mA	3.0 4.5	2.58 3.94			2.48 3.8		2.34 3.66		
V _{OL}	Low-Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $I_{OL} = 50 \mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		$V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = 4$ mA $I_{OH} = 8$ mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 5.5			± 0.1		±1.0		±1.0	μΑ
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5			4.0		40.0		40.0	μΑ

AC ELECTRICAL CHARACTERISTICS (MC74VHC157)

					T _A = 25°	С	T _A ≤	85°C	-55°C ≤T	A ≤ 125°C	
Symbol	Characteristic	Test Condit	ions	Min	Тур	Max	Тур	Max	Тур	Max	Unit
t _{PLH} , t _{PHL}	Propagation Delay, A to B to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15 pF C _L = 50 pF		6.2 8.7	9.7 13.2	1.0 1.0	11.5 15.0	1.0 1.0	11.5 15.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C _L = 15 pF C _L = 50 pF		4.1 5.6	6.4 8.4	1.0 1.0	7.5 9.5	1.0 1.0	7.5 9.5	
t _{PLH} , t _{PHL}	Propagation Delay, S to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15 pF$ $C_L = 50 pF$		8.4 10.9	13.2 16.7	1.0 1.0	15.5 19.0	1.0 1.0	15.5 19.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C _L = 15 pF C _L = 50 pF		5.3 6.8	8.1 10.1	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
t _{PLH} , t _{PHL}	Propagation Delay, E to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15 pF C _L = 50 pF		8.7 11.2	13.6 17.1	1.0 1.0	16.0 19.5	1.0 1.0	16.0 19.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C _L = 15 pF C _L = 50 pF		5.6 7.1	8.6 10.6	1.0 1.0	10.0 12.0	1.0 1.0	10.0 12.0	
C _{IN}	Input Capacitance				4	10		10		10	рF

		Typical @ 25°C, V _{CC} = 5.0 V	
C _{PD}	Power Dissipation Capacitance (Note 6)	20	pF

^{6.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption: P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (MC74VHC157; C_L = 50 pF; V_{CC} = 5.0 V)

		T _A = 25°C		
Symbol	Characteristic	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.3	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}		-0.8	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V

DC CHARACTERISTICS (MC74VHCT157A)

			V _{cc}	Т	_A = 25°	С	T _A ≤	85°C	-55°C ≤ T _A ≤ 125°C		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		4.5 to 5.5	2			2	0.8	2		٧
V _{IL}	Maximum Low-Level Input Voltage		4.5 to 5.5			0.8		0.8		0.8	٧
V _{OH}	Maximum High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$	4.5	4.4	4.5		4.4		4.4		٧
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -8 \text{ mA}$	4.5	3.94			3.8		3.66		
V _{OL}	Maximum Low-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu\text{A}$	4.5		0.0	0.1		0.1		0.1	٧
		V _{IN} = V _{IH} or V _{IL} I _{OH} = 8 mA	4.5			0.36		0.44		0.52	
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μА
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5			4.0		40.0		40.0	μΑ
Ісст	Additional Quiescent Supply Current (per Pin)	Any one input: $V_{IN} = 3.4 \text{ V}$ All other inputs: $V_{IN} = V_{CC} \text{ or GND}$	5.5			1.35		1.5		1.5	μΑ
I _{OPD}	Output Leakage Current	V _{OUT} = 5.5 V	0			0.5		5		5	μΑ


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (MC74VHCT157A)

				т	A = 25°	С	T _A = ≤	85°C		≤T _A ≤ 5°C	
Symbol	Parameter	Test Condit	tions	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay; A to B to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15pF C _L = 50pF		5.6 8.0	7.0 10.0	1.0 1.0	7.7 11.0	1.0 1.0	7.7 11.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		4.1 5.6	6.4 8.4	1.0 1.0	7.5 9.5	1.0 1.0	7.5 9.5	
t _{PLH} , t _{PHL}	Maximum Propagation Delay; S to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		6.1 8.5	7.5 10.5	1.0 1.0	8.2 11.5	1.0 1.0	8.2 11.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C _L = 15pF C _L = 50pF		5.3 6.8	8.1 10.1	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
t _{PLH} , t _{PHL}	Maximum Propagation Delay; E to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15pF C _L = 50pF		6.1 8.5	7.5 10.5	1.0 1.0	8.2 11.5	1.0 1.0	8.2 11.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C _L = 15pF C _L = 50pF		5.6 7.1	8.6 10.6	1.0 1.0	10.0 12.0	1.0 1.0	10.0 12.0	
C _{IN}	Maximum Input Capacitance				4	10		10		10	pF


		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Note 7)	20	pF

^{7.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.



Test	Switch Position	CL	R_{L}
t _{PLH} / t _{PHL}	Open	See AC Characteristics	1 kΩ
t _{PLZ} / t _{PZL}	V _{CC}	Table	
t _{PHZ} / t _{PZH}	GND		

Figure 1. Test Circuit








Figure 3. Inverting Switching

Device	VIN, V	Vm, V
MC74VHC157	V _{CC}	50% x V _{CC}
MC74VHCT157A	3 V	1.5 V

^{*}C_L Includes probe and jig capacitance




Figure 4. Expanded Logic Diagram




Figure 5. IEC Logic Symbol




Figure 6. Input Equivalent Circuit

ORDERING INFORMATION


Device	Marking	Package	Shipping [†]
MC74VHC157DR2G	VHC157G	SOIC-16	2500 / Tape & Reel
MC74VHC157DTR2G	VHC 157	TSSOP-16	2500 / Tape & Reel
MC74VHC157DTR2G-Q*	VHC 157	TSSOP-16	2500 / Tape & Reel
MC74VHCT157ADTR2G	VHCT 157A	TSSOP-16	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.

*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.







SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


DATE 18 OCT 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS				
DIM	MIN	NOM	MAX	
А	1.35	1.55	1.75	
A1	0.10	0.18	0.25	
A2	1.25	1.37	1.50	
b	0.35	0.42	0.49	
С	0.19	0.22	0.25	
D		9.90 BSC		
E		6.00 BSC		
E1	3.90 BSC			
е	1.27 BSC			
h	0.25		0.50	
L	0.40	0.83	1.25	
L1	1.05 REF			
Θ	0 2.			
TOLERANCE OF FORM AND POSITION				
aaa	0.10			
bbb	0.20			
ccc	0.10			
ddd	0.25			
eee	0.10			



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B

ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

A = Assembly Location
WL = Wafer Lot

Y = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH		
5.	DRAIN, #3	5.		5.	COMMON DRAIN (OUTPUT)		
6.	DRAIN, #3	6.		6.	COMMON DRAIN (OUTPUT)		
7.	DRAIN, #4		CATHODE	7.	COMMON DRAIN (OUTPUT)		
8.	DRAIN, #4		CATHODE	8.	SOURCE P-CH		
a							
J.	GATE, #4		ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT)		
10. 11.	SOURCE, #4 GATE, #3	10. 11.	ANODE ANODE	10. 11.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
10. 11. 12.	SOURCE, #4 GATE, #3 SOURCE, #3	10. 11. 12.	ANODE ANODE ANODE	10. 11. 12.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
10. 11. 12. 13.	SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	10. 11. 12. 13.	ANODE ANODE ANODE ANODE	10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
10. 11. 12. 13. 14.	SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2	10. 11. 12. 13.	ANODE ANODE ANODE ANODE ANODE	10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT)		
10. 11. 12. 13. 14. 15.	SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1	10. 11. 12. 13. 14.	ANODE ANODE ANODE ANODE ANODE ANODE	10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GOMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
10. 11. 12. 13. 14.	SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2	10. 11. 12. 13.	ANODE ANODE ANODE ANODE ANODE	10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


DATE 19 OCT 2006



☐ 0.10 (0.004)

SEATING PLANE

D




TSSOP-16 WB

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	0 °	8°	0°	8 °	

RECOMMENDED SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

DETAIL E

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales