

# NSD7312A Brushed DC Motor Driver Single H-Bridge

Datasheet (EN) 1.4

### **Product Overview**

The device NSD7312A is a H-bridge driver for brushed-DC motor used for applications including printer, robotics, or other small motor actuators. With two inputs (IN1 & IN2) and the 4x integrated N-channel MOSFETs, the device can control external motors bidirectionally with up to 3.6A peak current. The input can be PWM modulated to control motor speed using current chopping method. The device also features sleep mode with low quiescent current when both IN1 and IN2 inputs are low.

The device is integrated with current chopping regulation, depends on the internal reference Vtrip and the voltage of IPROBE pin, which is proportional to the current output of the integrated current mirror of the current flowing through motor and IPROBE output resistor. The current chopping function limits the current during motor start-up or stall condition.

The device is also fully protected from faults including VM undervoltage, overcurrent (output short to battery or short to GND) and overtemperature. When fault condition is removed, the device automatically resumes normal operation.

## Applications

- Printers
- Robotics
- Brushed-DC motor actuators
- Electrical lock
- Other Mechatronic Applications

### **Device Information**

Part Number		Package	Body Size
NSD7312A-DI	HSPR	HSOP8	4.90mm × 3.90mm
NSD7312A-Q	1HSPR	HSOP8	4.90mm × 3.90mm

### **Key Features**

- Single H-Bridge Motor Driver
- Wide 5-V to 36-V Operating Voltage
- Full path (HS + LS) R<sub>DS(on)</sub> Typical 520mΩ
- 3.6-A Peak Current Drive
- PWM Control Interface
- Integrated Current Chopping Regulation with Current Mirror Output
- Low Quiescent Sleep Mode
- Small Package and Footprint
- 8-Pin HSOP8 4.9mm X 3.9mm with exposed PAD
- Integrated Fault Protection Features
  - VM Undervoltage Protection (UV)
  - Overcurrent Protection (OCP)
  - Over Temperature Shutdown (TSD)
  - Fault indicating (nFAULT) and Automatic Fault Recovery
- Industrial temperature grade (NSD7312A)
- AEC-Q100 Grade1 Qualified

Automotive temperature grade (NSD7312A-Q1)

### **Functional Block Diagrams**



Figure 1. NSD7312A Block Diagram

## 1. Pin Configuration and Functions



#### Table 1. NSD7312A Pin Configuration and Description

SYMBOL	No	ΤΥΡΕ	DESCRIPTION
IPROBE	1	0	Current feedback output pin, Put external resistor on this pin to ground. See application information section for resistor selection
IN1	3	I	Logic input 1. Controls the H-bridge output. Has internal pull downs.
IN2	2	I	Logic input 2. Controls the H-bridge output. Has internal pull downs.
PGND	7	PWR	High-current ground path. connect directly to board ground.
OUT1	6	0	H-bridge output1 pin. Connect directly to the motor or other inductive load.
OUT2	8	0	H-bridge output2 pin. Connect directly to the motor or other inductive load.
VM	5	PWR	5V to 36V power supply. Connect a 0.1-μF bypass capacitor to ground, as well as sufficient bulk capacitor needs to guarantee VM pin voltage in maximum range. Put the 0.1uF and bulk capacitor close to the VM pin.
nFAULT	4	0	Open-drain output for fault indication. Pull low when fault (OCP, OT, VUVLO) happens. Connect external pull up resistor, typ 4.7k/10k
Thermal PAD/GND	_		Thermal pad. It should be connected to board ground. For good thermal dissipation, use large ground planes on multiple layers, and multiple nearby vias connecting those planes.

## 2. Absolute Maximum Rating

	MIN	МАХ	UNIT
Power supply voltage (VM)	-0.3	40	V
Logic input voltage (IN1, IN2)	-0.3	6	V
Fault output pin (nFAULT)	-0.3	6	V
Continuous phase node pin voltage (OUT1, OUT2)	-0.7	VM + 0.7	V
Voltage difference between PGND and GND	-0.3	0.3	V
Current feedback output voltage (IPROBE)	-0.3	6	V

### 3. ESD Ratings

SYMBOL	DESCRIPTION	VALUE	UNIT
	Human Body Model (HBM) <sup>(1)</sup> , per AEC-Q100-002	±2000	V
VESD	Charged device model (CDM) <sup>(1)</sup> , per AEC-Q100-011, all pins	±500	V
	Charged device model (CDM) <sup>(1)</sup> , per AEC-Q100-011, corner pins (1,4,5,8)	±750	V

(1) ± 2000v HBM and ± 500v CDM allows safe manufacturing with a standard ESD control process. Pins listed as ± 2000 V HBM & ± 500v CDM may actually have higher performance.

### 4. Recommended Operating Conditions

SYMBOL	DESCRIPTION	MIN	ΤΥΡ	МАХ	UNIT
VM	VM Power supply voltage	5		36	V
V <sub>od</sub>	nFAULT output voltage range	0		5	V
I <sub>OD</sub>	nFAULT open drain load current	0		5	mA
$V_{\rm IN1}, V_{\rm IN2}$	Logic input voltage (IN1, IN2)	0		5.5	V
fpwm	Logic input PWM frequency (IN1, IN2)	0		200	kHz
Imax	Max output current <sup>(2)</sup>	0		3.6	А

(2) When the maximum allowable output load current is considered during application scenario, both power dissipation and thermal condition, including ambient temperature, application board thermal condition etc., shall also be evaluated.

## 5. Thermal Information

SYMBOL	DESCRIPTION	MIN	ΤΥΡ	МАХ	UNIT
Та	Ambient operating ambient temperature	-40		125	°C
Тј	Junction temperature	-40		150	°C
Tstg	Storage temperature	-65		150	°C
Rthjc	Thermal resistance, junction to case		2.7		°C/W
	Thermal resistance, junction to ambient, on 2-layer PCB		62		°C/W
Rthja	Thermal resistance, junction to ambient, on 4-layer PCB based on JEDEC standard		35		°C/W

## 6. Electrical characteristics

Valid for industrial version at T<sub>j</sub> = 25°C, VM=5 to 36V and for automotive version at T<sub>j</sub> = -40 to 150°C, VM=5 to 36V, unless otherwise specified

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	МАХ	UNIT
POWER S	UPPLY (VM)					
VM	VM operating voltage		5		36	V
I <sub>VM</sub>	VM operating supply current	VM = 12 V		2	5	mA
IVMSLEEP	VM sleep current	VM = 12 V, Ta= 25°c		6	10	μΑ
t <sub>on</sub>	Turn-on time	$VM > V_{UVLO}$ with IN1 or IN2 high		23	50	μs
Logic Con	trol Input (IN1, IN2)					
V <sub>IL</sub>	Input logic low voltage				0.5	V
V <sub>IH</sub>	Input logic high voltage		1.8			V
$V_{\text{HYS}}$	Input logic hysteresis			0.5		V
IIL	Input logic low current	VIN = 0 V	-1		1	μΑ
IIII	Input logic high current	VIN = 3.3 V		33	100	μA
R <sub>PD</sub>	Pulldown resistance	to GND		100		kΩ
t <sub>PD</sub>	Propagation delay	INx to OUTx change		0.6	1	μs
$\mathbf{t}_{sleep}$	Time to sleep	Inputs low to sleep		1	1.8	ms
H-BRIDGE	OUTPUS (OUT1, OUT2)					
		VM = 12 V, I = 1 A, Ta= 25°c		285		mΩ
R <sub>DS(ON)</sub>	High-side FET on resistance	VM = 12 V, I = 1 A, Ta= 125°c			580	mΩ

# Datasheet (EN) 1.4

D	Low-side FET on resistance	VM = 12 V, I = 1 A, Ta= 25°c		235		mΩ
R <sub>DS(ON)</sub>		VM = 12 V, I = 1 A, Ta= 125°c			490	mΩ
$t_{\text{DEAD}}$	Output dead time			200		ns
$V_{d}$	Body diode forward voltage	IOUT = 1 A		0.8	1	V
CURREN	T REGULATION					
AIPROBE	Current mirror scaling factor			1		mA/A
		IOUT < 0.3A	-15		15	mA
$A_{ERR}$	Current mirror scaling error	0.3A ≤ IOUT ≤ 0. 5A	-5		5	%
		0.5A ≤ IOUT ≤ 2A	-5		5	%
$\mathbf{t}_{OFF}$	PWM off-time			25		μs
$t_{deglitch}$	Current regulation deglitch timing			0.6		μs
t <sub>blank</sub>	PWM blanking time			2		μs
V <sub>TRIP</sub>	Internal reference voltage for current regulation		2.3	2.5	2.7	v
PROTEC	ΓΙΟΝ	_	_	_		
	VM undervoltage protection	VM falls until UV triggers	4.2	4.6		V
V <sub>UV</sub>		VM rises until operation recovers		4.75	5.1	V
$V_{\text{UV}\_\text{HYS}}$	VM undervoltage hysteresis			150		mV
$t_{\text{UV}}$	VM undervoltage deglitch time			10		μs
I <sub>OCP</sub>	Overcurrent protection threshold		3.7	4.5	6.4	A
t <sub>OCP</sub>	Overcurrent deglitch time			1.5		μs
$t_{\text{RETRY}}$	Overcurrent retry time			3		ms
$T_{SD}$	Thermal shutdown temperature		150	165	180	°C
T <sub>HYS</sub>	Thermal shutdown hysteresis			20		°C
nFAULT	OPEN DRAIN OUTPUT					
I <sub>OH</sub>	Output high leakage current	V <sub>OD</sub> = 5V			1	μA
V <sub>OL</sub>	Output low voltage	Input current 5mA			0.5	V

## Datasheet (EN) 1.4

## 7. Typical Characteristics



### 8. Functional description

#### 8.1. H-bridge operation

The NSD7312A contains two logic input pins IN1 and IN2, the two pins are internally pulled down and able to receive up to max 200kHz PWM signal, for controlling the internal integrated output stage to support motor operation in different states as below table 2.

IN1	IN2	V <sub>IPROBE</sub> > V <sub>TRIP</sub>	OUT1	OUT2	Description
1	0	False	HIGH	LOW	Normal driving, forward mode
0	1	False	LOW	HIGH	Normal driving, reverse mode
1	0	True	HIGH/LOW	LOW	Current regulation, forward
0	1	True	LOW	HIGH/LOW	Current regulation, reverse
1	1	х	LOW	LOW	Slow decay
0	0	х	HIZ	HIZ	Fast decay mode. Device move from fast decay to low power sleep mode after both IN1 and IN2 move to logic low for 1ms typ (t <sub>sleep</sub> )

Table 2. NSD7312A operation state description

#### Figure 2. High side/low side activation in forward/reverse/slow decay/fast decay



An internal dead-time t<sub>DEAD</sub> is implemented between internal high side and low side switching to avoid cross conduction.

#### 8.2. $V_{\text{TRIP}}$ , IPROBE pin and current regulation

The IPROBE pin is the scaling output of load current measured by internal current mirror. The shunt-less monitoring technique senses the current flowing through low side drain to source, while the current from source to drain of that channel during slow decay or fast decay is considered as zero. For example, if the H-bridge is in forward / reverse / slow decay, the current output of IPROBE pin is proportional to the current in one of the low side mosfet.

$$I_{IPROBE} = AIPROBE * (I_{LS1} + I_{LS2})$$

The corresponding IPROBE pin voltage can be calculated using I<sub>IPROBE</sub> and external resistor R<sub>IPROBE</sub> by

$$V_{IPROBE} = I_{IPROBE} * R_{IPROBE}$$

Together with the internal reference  $V_{TRIP}$ , the current regulation level  $I_{trip}$  is set according to the  $V_{TRIP}$  vs.  $V_{IPROBE}$ 

$$I_{trip} = \frac{V_{TRIP}}{AIPROBE * R_{IPROBE}} = \frac{V_{TRIP}}{1mA/A * R_{IPROBE}(kohm)}$$

The NSD7312A use fixed off-time current regulation. When the load current reaches the setting  $I_{TRIP}$ , the internal controller automatically moves the H-Bridge output to slow decay state by two internal low side MOSFET in ON state, until  $t_{OFF}$  elapses, the H-bridge returns to driving state according to IN1/IN2 pin status. And the cycle starts with blanking time  $t_{BLANK}$  which masks the voltage and current transient during the output switching. A typical current regulation works as figure 3 shown.

Copyright © 2023, NOVOSENSE



#### Figure 3. Current chopping regulation schemes

#### 8.3. Low power sleep mode

Low power sleep mode in NSD7312A is active when both IN1 and IN2 keeps for low after 1ms (typ) t<sub>sleep</sub>. It disables most internal circuits, including charge pump and control logic blocks etc., and reduces device current consumption.

When one of IN1 or IN2 pins state moves to high and remains at least 5us, the device exits from low power sleep mode. After 23us (typ)  $t_{ON}$  delay timing, OUT1 and OUT2 can be active in normal driving reverse / forward according to IN1 and IN2 inputs.

#### 8.4. Protection function

#### 8.4.1. VM undervoltage protection

When VM power supply pin voltage falls below the undervoltage low threshold ( $V_{UV}$ ) over 10us typ. undervoltage deglitch time, OUT1 and OUT2 becomes HIZ and internal power stage Mosfets are disabled. When VM rise above the  $V_{UV(HIGH)}$ , the device automatically resumes normal operation according to IN1/IN2 pin status.

#### 8.4.2. Overcurrent protection

The device integrates internal current monitor to against output load short, OUT1 / OUT2 pin short to battery or GND. If one of these faults happens and internal sensed current > OCP threshold  $I_{OCP}$  for longer than  $t_{OCP}$ , all H-bridge output MOSFET are disabled.

In the meantime, device provides overcurrent protection recovery function by auto-retry mechanism. After H-bridge output MOSFET disabled for the duration  $t_{RETRY}$ , it automatically re-enables and works according to the state of IN1/IN2 pins. While OCP fault is still present, the protection and auto retry repeats; otherwise, the device moves to normal operation state.

#### 8.4.3. Overtemperature

If the device internal junction temperature over  $T_{SD}$  threshold, the internal MOSFET also automatically disabled. Normal operation will be resumed when internal junction temperature drops below  $T_{SD}$ - $T_{HYS}$ 

#### 8.4.4. Fault Protection Summary

Fault	Condition	H-Bridge	nFAULT	Recovery procedure
VM undervoltage	$VM < V_{UV(LOW)}$	Disabled, HIZ	LOW	VM > V <sub>UV (HIGH)</sub>
ОСР	>   <sub>OCP</sub>	Disabled, HIZ	LOW	Auto-retry with $t_{RETRY}$ interval
Over temperature	$T_J > T_{SD}$	Disabled, HIZ	LOW	T <sub>J</sub> < T <sub>SD</sub> - T <sub>HYS</sub>

### 9. Application information

#### 9.1. Application diagram

#### Figure 4. Typical application connection



#### 9.2. IPROBE pin and external Output resistor selection

An external resistor, R<sub>IPROBE</sub>, should be put on IPROBE pin in order to generate the proportional voltage V<sub>IPROBE</sub> with refer to load current. MCU can use ADC to measure the VIPROBE and monitor the load current.

Additional, NSD7312A integrates an internal clamp which limits IPROBE pin max voltage up to internal V<sub>TRIP</sub> plus one diode. In case of unexpected high load current or R<sub>IPROBE</sub> loss, the clamp circuit protects both IPROBE pin and MCU ADC pin and easy the external application circuit.

Hence, the resistor value is suggested to be calculated based on AIPROBE scaling factor and maxim load current in the application.

$$R_{IPROBE} \leq \frac{V_{TRIP}}{A_{IPROBE} * I_{TRIP}}$$

For example, I<sub>TRIP</sub> = 1.5A and A<sub>IPROBE</sub> = 1mA/A, then RIPROBE should be chosen around 1.6 kohm / SMT 0603 or 0402 size.

#### 9.3. Device power dissipation and continuous driving current

Total device power dissipation ( $P_{TOT}$ ) is consisted of three parts: VM supply current and related dissipation ( $P_{VM}$ ), H-bridge switching loss ( $P_{SW}$ ) and H-bridge MOSFET ON static power dissipation ( $P_{ON}$ ).

$$P_{TOT} = P_{VM} + P_{SW} + P_{ON}$$

$$P_{TOT} = VM * I_{VM} + I_{LOAD} * V_{M} * (t_{rise} + t_{fall}) * f_{PWM} + I_{LOAD}^{2} * (R_{DS(ON)_{HS}} + R_{DS(ON)_{LS}})$$

If the input PWM frequency is used below 20kHz, the switching loss P<sub>sw</sub> is insignificant comparing with P<sub>oN</sub>, therefore, the power loss of NSD7312A under this condition can be quickly estimated by the formula

$$P_{TOT} \approx I_{RMS}^2 \times (R_{DS(ON)_{HS}} + R_{DS(ON)_{LS}})$$

The device junction temperature calculation is defined as  $T_J = T_{amb} + (R_{thja} * P_{TOT})$ , for continuous driving, the device internal temperature must be less than Tj max (150°c) for system operating.

#### 9.4. Layout tips

For optimized thermal performance, the NSD7312A exposed pad must be directly soldered to the PCB surface, also multiple vias should be used to transfer the heat to other PCB layers. In the meanwhile, the PCB is recommended to have higher copper coverage and thick ground plane.

For robust and reliable electrical usage, the power supply pin VM should be decoupled with a bulk capacitor (47uF or 100uF) and one low value ceramic capacitor (100nF typical). The placement of two capacitors suggests close to VM pin as much as possible.

The generic option capacitor value on OUT1 & OUT2 for EMC is 10nF. The most appropriated value shall be determined during system-level EMC testing. For layout, put the option EMC capacitor close to output connector is suggested.

### 10. Package information

#### 10.1. HSOP8 package information



Note: Variation A, D1 (MIN 3.02, TYP 3.17, MAX 3.32) & E2 (MIN 2.13, TYP 2.28, MAX 2.43), is used.

#### 10.2. HSOP8 packaging information





## **11. Ordering Information**

Part Number	Automotive / Industrial	VREF / VTRIP	NFAULT	IPROBE	Package Type	MSL	SPQ
NSD7312A-DHSPR	Industrial	Vtrip 2.5v	YES	YES	HSOP8	MSL3	2500
NSD7312A-Q1HSPR	Automotive	Vtrip 2.5v	YES	YES	HSOP8	MSL3	2500

Note: All packages are ROHS compliant with peak reflow temperature of 260°C according to the JEDEC industry standard classifications and peak solder temperature.

## 12. Revision History

Revision	Description	Date
1.0	Initial version	2021/11/5
1.1	Correct some typo and add application information about power dissipation	2022/8/28
1.2	Update some datasheet parameters and MSL information	2022/10/14
1.3	Add note for thermal pad size variation and MSL	2022/11/25
1.4	Revise datasheet parameter maximum values and test condition	2023/2/20
	Revise application diagram and add option output EMC capacitor description	
	Revise ordering information table and datasheet format	

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of any warranty or authorization, express or implied, including but not limited to merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources for the development of relevant applications of Novosense's products, other reproduction and display of these recourses is prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense (www.novosns.com).

Suzhou Novosense Microelectronics Co., Ltd