





SN74AHC1G32

SCLS317Q - MARCH 1996 - REVISED APRIL 2024

SN74AHC1G32 Single 2-Input Positive-OR Gate

1 Features

Texas

- Operating range of 2V to 5.5V
- Max t_{pd} of 6.5ns at 5V

INSTRUMENTS

- Low power consumption, 10µA max I_{CC}
- ±8mA output drive at 5V
- Schmitt-trigger action at all inputs makes the circuit • tolerant for slower input rise and fall time
- Latch-up performance exceeds 250mA per JESD 17

2 Applications

- **AV Receivers** •
- Portable Audio Docks
- **Blu-Ray Players and Home Theaters**
- MP3 Players and Recorders
- Personal Digital Assistants (PDAs)
- Power:
 - Telecom and Server AC DC Supply
 - Single Controllers
 - Analog
 - Digital
- Client and Enterprise Solid State Drives (SSDs)
- LCD and Digital TVs and High-Definition TVs ٠ (HDTVs)
- **Enterprise Tablets**
- Video Analytics Servers
- Wireless Headsets, Keyboards, and Mice


3 Description

The SN74AHC1G32 device is a single 2-input positive-OR gate. The device performs the Boolean function Y = A + B or $Y = \overline{\overline{A \cdot B}}$ in positive logic.

Package Information

	i dekage information										
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾								
	DBV (SOT-23, 5)	2.90mm × 2.8mm	2.90mm × 1.60mm								
SN74AHC1G32	DCK (SC70, 5)	2.00mm × 2.1mm	2.00mm × 1.25mm								
	DRL (SOT, 5)	1.60mm × 1.6mm	1.60mm × 1.20mm								

- For more information, see Section 11. (1)
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Simplified Schematic





Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	5
5.5 Electrical Characteristics	5
5.6 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V	
5.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V	6
5.8 Operating Characteristics	
5.9 Typical Characteristics	6
6 Parameter Measurement Information	7
7 Detailed Description	
7.1 Overview	<mark>8</mark>
7.2 Functional Block Diagram	8

7.3 Feature Description	8
7.4 Device Functional Modes	
8 Application and Implementation	9
8.1 Application Information	
8.2 Typical Application	9
8.3 Power Supply Recommendations	10
8.4 Layout	10
9 Device and Documentation Support	11
9.1 Documentation Support (Analog)	11
9.2 Receiving Notification of Documentation Updates.	
9.3 Support Resources	11
9.4 Trademarks	11
9.5 Electrostatic Discharge Caution	11
9.6 Glossary	
10 Revision History	11
11 Mechanical, Packaging, and Orderable	
Information	12



4 Pin Configuration and Functions




Figure 4-1. DBV Package 5-Pin SOT-23 Top View





Figure 4-2. DCK Package 5-Pin SC70 Top View



See mechanical drawings for dimensions.

Figure 4-3. DRL Package 5-Pin SOT Top View

Table 4-1. Pin Functions

P	PIN	TYPE ⁽¹⁾	DESCRIPTION				
NO.	NAME		DESCRIPTION				
1	A	I	Input A				
2	В	I	Input B				
3	GND	_	Ground Pin				
4	Y	0	Output Y				
5	V _{CC}	_	Power Pin				

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ⁽²⁾		-0.5	7	V
Vo	Output voltage ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V ₁ < 0)		-20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
I _O	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V_{CC} or GN	D		±50	mA
TJ	Maximum junction temperature			150	°C
T _{stg}	Storage temperature		-60	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		2	5.5	V		
		V _{CC} = 2 V	1.5				
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		V		
		V _{CC} = 5.5 V	3.85				
		V _{CC} = 2 V		0.5			
V _{IL}	Low-level input voltage	V _{CC} = 3 V		0.9	V		
		V _{CC} = 5.5 V		1.65			
VI	Input voltage		0	5.5	V		
Vo	Output voltage		0	V _{CC}	V		
		V _{CC} = 2 V		-50	μA		
I _{OH}	High-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		-4			
		V _{CC} = 5 V ± 0.5 V		-8	mA		
		V _{CC} = 2 V		50	μA		
l _{OL}	Low-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		4			
		V _{CC} = 5 V ± 0.5 V		8	mA		
		V _{CC} = 3.3 V ± 0.3 V		100			
Δt/Δv	Input transition rise and fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	20 ns/V		
T _A	Operating free-air temperature		-40	125	°C		

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating* CMOS Inputs, SCBA004.



5.4 Thermal Information

		SN74AHC1G32					
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	UNIT		
		5 PINS	5 PINS	5 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	278	293.4	328.7	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	180.5	208.8	105.1	°C/W		
R _{θJB}	Junction-to-board thermal resistance	184.4	180.6	150.3	°C/W		
ΨJT	Junction-to-top characterization parameter	115.4	120.6	6.9	°C/W		
Ψ _{JB}	Junction-to-board characterization parameter	183.4	179.5	148.4	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST		Vcc	T⊿	T _A = 25°C		–40 TO +80°C		–40 TO +125°C		UNIT
		CONDITIONS			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
				2 V	1.9	2		1.9		1.9		
		Ι _{ΟΗ} = –50 μΑ		3 V	2.9	3		2.9		2.9		
		P		4.5 V	4.4	4.5		4.4		4.4		
V _{OH} High level output voltage	High level output voltage	I _{OH} = -4 mA		3 V	2.58			2.48		2.48		V
		I _{OH} = -8 mA		4.5 V	3.94			3.8		3.8		
				2 V			0.1		0.1		0.1	
		I _{OL} = 50 μA		3 V			0.1		0.1		0.1	
V _{OL}	Low level output voltage			4.5 V			0.1		0.1		0.1	v
		I _{OL} = 4 mA		3 V			0.36		0.44		0.44	
		I _{OL} = 8 mA		4.5 V			0.36		0.44		0.44	
I _I	Input leakage current	V _l = 5.5 V or GND		0 V to 5.5 V			±0.1		±1		±1	μA
I _{CC}	Supply current	V _I = V _{CC} or GND,	I _O = 0	5.5 V			1		10		10	μA
Ci	Input Capacitance	V _I = V _{CC} or GND		5 V		2	10		10		10	pF

5.6 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

PARAMETER FROM		то	LOAD	TA	= 25°C		-40 °	°C to +85°C	–40°C	to +125°C	UNIT
(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP MAX	UNIT	
t _{PLH}	A or B	v	C ₁ = 15 pF		5.5	7.9	1	9.5	1	10	ns
t _{PHL}	AUID		0 <u>[</u> = 15 pi		5.5	7.9	1	9.5	1	10	115
t _{PLH}	A or B	v	C ₁ = 50 pF		8	11.4	1	13	1	14	ns
t _{PHL}	AUD	I	С <u>[</u> – 30 рі		8	11.4	1	13	1	14	115

5.7 Switching Characteristics, V_{CC} = 5 V \pm 0.5 V

over recommended operating	I free-air temperature rang	e (unless otherwise noted)	(see Load Circuit And Vo	Itage Waveforms)


PARAMETER FROM (INPUT) (FROM	то	LOAD	T₄	= 25°C		-40 °	°C to +85°C	-40°C	C to +125°C	UNIT	
	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP MAX	UNIT		
t _{PLH}	A or B	×	C _L = 15 pF		3.8	5.5	1	6.5	1	7	ns	
t _{PHL}	AUD	AUID	I	0 <u>[</u> = 15 pi		3.8	5.5	1	6.5	1	7	115
t _{PLH}	A or B	~	C ₁ = 50 pF		5.3	7.5	1	8.5	1	9.5	ns	
t _{PHL}	AUD	T	0 _L – 50 pr		5.3	7.5	1	8.5	1	9.5	ns	

5.8 Operating Characteristics

V_{CC} = 5 V, T_A = 25°C


PARAMETER	2	TEST CO	NDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

5.9 Typical Characteristics





6 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms




7 Detailed Description

7.1 Overview

The SN74AHC1G32 device is a single 2-input positive OR gate with low drive that produces slow rise and fall times. This reduces ringing on the output signal. The device also has Schmitt-trigger action that will allow for slower or noisier inputs. The input signals are high impedance when $V_{CC} = 0$ V.

7.2 Functional Block Diagram



7.3 Feature Description

- Wide operating voltage
 - Operates from 2 V to 5.5 V
- Allows down voltage translation
 - Accepts input voltages to 5.5 V

7.4 Device Functional Modes

Table 7-1 shows the functional modes of the SN74AHC1G32 device.

Table 7-1. Function Table

INPL	JTS ⁽¹⁾	OUTPUT ⁽²⁾
A	В	Y
Н	Х	Н
х	Н	Н
L	L	L

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care

(2) H = Driving High, L = Driving Low, Z = High Impedance State



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AHC1G32 is a low-drive CMOS device that can be used for a multitude of bus-interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can except voltages to 5.5 V at any valid V_{CC} making it ideal for down translation.

8.2 Typical Application




Figure 8-1. Specific Application Schematic

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

8.2.2 Detailed Design Procedure

- Recommended input conditions
 - Specified high and low levels. See (V_{IH} and V_{IL}) in the Section 5.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- Recommended output conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part
 - Outputs should not be pulled above V_{CC}



8.2.3 Application Curve




Figure 8-2. Switching Characteristics Comparison

8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 5.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µf is recommended; if there are multiple V_{CC} pins, then 0.01 µf or 0.022 µf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µf and a 1 µf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 8-3 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is most convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

8.4.2 Layout Example




Figure 8-3. Layout Diagram



9 Device and Documentation Support

9.1 Documentation Support (Analog)

9.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links										
PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SUPPORT SOFTWARE COMMUNI						
SN74AHC1G32	Click here	Click here	Click here	Click here	Click here					

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision P (February 2017) to Revision Q (April 2024)	Page
•	Updated the numbering, formatting, tables, figures and cross-references throughout the document to re	
	modern datasheet standards	
•	Updated RθJA values: DBV = 231.3 to 278, DCK = 287.6 to 293.4; Updated DBV and DCK packages for RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W	

С	hanges from Revision O (July 2014) to Revision P (February 2017)	Page
•	Changed Handling Ratings table to ESD Ratings table	4
•	Added MAX values for T _A = 25°C in both Switching Characteristics tables	



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC1G32DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(39CH, 3C3F, A323, A32G, A32J, A 32L, A32S)	Samples
SN74AHC1G32DBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A32G	Samples
SN74AHC1G32DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A32G	Samples
SN74AHC1G32DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	(A323, A32G, A32J, A32S)	
SN74AHC1G32DBVTG4	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	A32G	
SN74AHC1G32DCK3	ACTIVE	SC70	DCK	5	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 85	AGY	Samples
SN74AHC1G32DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(1RA, AG3, AGG, AG J, AGL, AGS)	Samples
SN74AHC1G32DCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AG3	Samples
SN74AHC1G32DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AG3	Samples
SN74AHC1G32DCKT	OBSOLETE	SC70	DCK	5		TBD	Call TI	Call TI	-40 to 125	(AG3, AGG, AGJ, AG S)	
SN74AHC1G32DCKTE4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AG3	Samples
SN74AHC1G32DCKTG4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AG3	Samples
SN74AHC1G32DRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(AGB, AGS)	Samples
SN74AHC1G32DRLRG4	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(AGB, AGS)	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



www.ti.com

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC1G32 :

• Automotive : SN74AHC1G32-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G32DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AHC1G32DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G32DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
SN74AHC1G32DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G32DCKTG4	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G32DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

28-Dec-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
SN74AHC1G32DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0			
SN74AHC1G32DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0			
SN74AHC1G32DCKR	SC70	DCK	5	3000	210.0	185.0	35.0			
SN74AHC1G32DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0			
SN74AHC1G32DCKTG4	SC70	DCK	5	250	180.0	180.0	18.0			
SN74AHC1G32DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0			

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




DRL0005A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD-1




DRL0005A

EXAMPLE BOARD LAYOUT

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DRL0005A

EXAMPLE STENCIL DESIGN

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated