

SY75608/612

8 or 12 Output Ultra-Low Additive Jitter PCIe 1/2/3/4/5 Clock Buffer

Features

- Eight (SY75608) and Twelve (SY75612) PCle 1.0, 2.0, 3.0, 4.0, and 5.0 Compliant Outputs
- Ultra-Low Additive Jitter: 10 fs (PCIe Gen5)
- · Supports Frequencies of Up to 250 MHz
- · Transparent for Spread Spectrum
- Supports 1.8V ±10%, 2.5V ±10%, and 3.3V ±10%
 Power Supplies
- Outputs Low Power HCSL with Embedded Termination Resistors
- Selectable Pin or I²C Bus Control
- Individual Glitch Free Output Enable (OExb) Control Pins
- Accepts DC-Coupled HCSL Input Signal and AC-Coupled PECL, LVDS, and CML Input Signals
- Extended Temperature Range: -40°C to +105°C
- 6 mm x 6 mm VQFN (SY75608) and 8 mm x 8 mm VQFN (SY75612) package

Applications

- · PCIe-Based SSD Drives
- Laptop and Desktop Computers
- Servers

General Description

The SY75608 and SY75612 are industry-leading PCIe clock buffers with ultra-low additive jitter:

- 10 fs (PCIe 5.0)
- 20 fs (PCIe 3.0/4.0)
- 52 fs in the 12 kHz to 20 MHz band


They can be used in all PCIe 1/2/3/4/5 common clock and SRIS applications.


SY75608 and SY75612 are, respectively, eight and twelve output PCIe clock buffers with glitch free per-output enable/disable control hardware pins. Devices are packaged in 6 mm x 6 mm VQFN (SY75608) and 8 mm x 8 mm VQFN (SY75612).

The SY75608/612 each have an embedded low-dropout regulator (LDO) for superior power noise supply rejection. They support 1.8V, 2.5V, and 3.3V supplies with a tolerance of $\pm 10\%$, which exceeds the $\pm 9\%$ required by the PCIe Card Electro Mechanical Specification.


Both parts are available in the extended temperature range of –40°C to +105°C. Both parts are also available with customized configurations to meet the customer's needs. Please visit the ClockWorks Configurator to design your particular specifications.


Package Types





Block Diagrams





1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage (V _{DD})	
Input Voltage (V _{IN})	
Input ESD Protection (HBM)	

Operating Ratings ‡

1.8V Operating Voltage (V _{DD})	+1.62V to +1.98V
2.5V Operating Voltage (V _{DD})	+2.25V to +2.75V
3.3V Operating Voltage (VDD)	+2.97V to +3.63V

[†] Notice: Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $V_{DD} = 3.3V \pm 10\%$, $V_{DD} = 2.5V \pm 10\%$, $V_{DD} = 1.8V \pm 10\%$, $V_{A} = -40^{\circ}$ C to +105°C.												
Parameter	Symbol	Symbol Min. Typ. Max. Units Conditions										
Current Consumption												
Core Device Current	I _{DD}	_	30	35	mA	All outputs and XTAL disabled						
Core Device Current	I _{DD_XTAL}	ı	TBD	34	mA	All outputs disabled; XTAL circuit enabled with 25 MHz Crystal connected between XIN and XOUT						
Current Dissipation per LPHCSL Output (100Ω)	I _{DD_HCSL_100Ω}		3.5	3.9	mA	Note 1						
Current Dissipation per LPHCSL Output (85Ω)	I _{DD_HCSL_85Ω}		4.0	4.4	mA	Note 1						
Power Supply Noise Rej	ection Ratio											
Power Supply Noise Rejection Ratio	PSNRR _{HCSL}	l	70	_	dB	100 mV _{PP} , 100 kHz noise injected to V_{DD} . Clock Frequency 100 MHz, V_{DD} = 3.3V						
Input												
Input Slew Rate	SR _{IN}	0.6	_	_	V/ns	_						
Differential Input High Voltage	V _{IH}	0.15			V	_						
Differential Input Low Voltage	V _{IL}			-0.15	V	_						
Input Voltage Swing	V _{ASWING}	0.15	_	_	V	_						
Absolute Crossing Point Voltage	V _{CROSS}	0.25	_	0.55	V	_						
Variation of V _{CROSS} Over All Edges	V _{CROSSDELTA}	_	_	0.14	V	_						
Voltage High for Control Inputs	V _{IH_OE}	0.7*V _{DD}	_	_	V	_						
Voltage Low for Control Inputs	V _{IL_OE}	_	_	0.3*V _{DD}	V	_						
Input Leakage Current	I _{IL_IN}	- 5	_	5	μΑ	$V_{IN} = V_{DD}, V_{IN} = GND$						
Input Capacitance	C _{IN}	_	_	5	pF	_						

[‡] Notice: The data sheet limits are not guaranteed if the device is operated beyond the recommended operating conditions.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $V_{DD} = 3.3V \pm 10\%$, $V_{DD} = 2.5V \pm 10\%$, $V_{DD} = 1.8V \pm 10\%$, $V_{A} = -40^{\circ}$ C to +105°C.										
Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions				
Input Leakage Current for OE Inputs	I _{IL_OE}	-5	_	70	μA	V _{IN} = V _{INMAX} , V _{IN} = GND; includes current due to pull down resistors				
Single-Ended Input Common Mode Voltage (IN_p)	V _{SIC}	0.25	_	0.55	V	HCSL common mode				
Single-Ended Input Voltage Swing for IN_p	V _{SID}	0.3	_	1.45		_				
Maximum Input Voltage	$V_{IN(MAX)}$	_	_	1.15	V	_				
Minimum Input Voltage	V _{IN(MIN)}	-0.3	_	_	V	-				
Differential Input Frequency	f _{IN}	0	_	250	MHz	Note 2				
Single-Ended Input Frequency	f _{IN_SE}	0	_	250	MHz	Note 2				
Input Duty Cycle	DC	35	_	65	%	_				
Input Multiplexer Isolation		_	-84	_	dDa	f _{IN} = 100 MHz, Note 2, Power on both inputs 0 dBm, f _{OFFSET} >50 kHz				
IN0_p/n to IN1_p/n and Vice Versa	I _{SO}	_	-82	_	dBc	f _{IN} = 250 MHz, Note 2, Power on both inputs 0 dBm, f _{OFFSET} >50 kHz				

- Note 1: Tested with 100 MHz clock with outputs driving 4" long trace terminated with 2 pF Capacitors to ground.
 - 2: Output Enable control (pin or register) is synchronous with the input clock and it takes four rising edges before output gets enabled or disabled. Hence the minimum input frequency is greater than 0 Hz. Once the outputs are enabled the input clock frequency can be reduced to 0 Hz.

CRYSTAL OSCILLATOR CHARACTERISTICS

Electrical Characteristics: $V_{DD}/V_{DDO} = 3.3V \pm 10\%$, $V_{DD}/V_{DDO} = 2.5V \pm 10\%$, $V_{DD}/V_{DDO} = 1.8V \pm 10\%$, $V_{A} = -40^{\circ}$ C to +105°C.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Mode of Oscillation	_	_	_	_	_	Fundamental
Frequency	f	8	_	160	MHz	High frequency crystal needs lower motion resistance. For example, the motion resistance for 156.25 MHz needs to be lower than 25Ω
On-Chip Load Capacitance in I ² C Bus Controlled Mode	C _L	0	_	21.75	pF	The values are programmable. On the top of this, there are intrinsic pin capacitances and the capacitance of PCB trace connecting to the crystal.
On-Chip Load Capacitance in Pin Controlled Mode	1		4		pF	Fixed
On-Chip Series Resistor in Pin Controlled Mode	_	_	TBD	_	Ω	Fixed
On-Chip Shunt Resistor	R	_	500		kΩ	_

CRYSTAL OSCILLATOR CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $V_{DD}/V_{DDO} = 3.3V \pm 10\%$, $V_{DD}/V_{DDO} = 2.5V \pm 10\%$, $V_{DD}/V_{DDO} = 1.8V \pm 10\%$, $T_{A} = -40^{\circ}C$ to $+105^{\circ}C$.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Frequency in Overdrive Mode (Note 1)	f _{OV}	8	_	160	MHz	Functional, but may not meet AC parameters. Minimum depends on AC coupling Capacitor (0.1 µF assumed)
Frequency in Bypass Mode (Note 2)	f _{BP}	0	_	250	MHz	Functional, but may not meet AC parameters

Note 1: Maximum input level is 2V.

2: Maximum output level is V_{DD}.

OUTPUT ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $V_{DD} = 3.3V \pm 10\%$, $V_{DD} = 2.5V \pm 10\%$, $V_{DD} = 1.8V \pm 10\%$, $V_{A} = -40$ °C to +105°C, unless noted. $C_{LOAD} = 2$ pF.

noted. C _{LOAD} = 2 pF.									
Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions			
Rising Edge Rate	_	1	2.5	4	V/ns	Note 1, Note 2			
Falling Edge Rate	_	1	2.5	4	V/ns	Note 1, Note 2			
Differential Output High Voltage	V _{OH}	0.6	_	0.9	٧	Note 1			
Differential Output Low Voltage	V _{OL}	-0.9	_	-0.6	V	Note 1			
Absolute Crossing Voltage	V _{CROSS}	0.25	_	0.55	>	Note 3, Note 4, Note 5			
Variation of V _{CROSS} Over All Rising Clock Edges	V _{CROSS_DELTA}	_	_	0.14	٧	Note 3, Note 4, Note 6			
Ring Back Voltage Margin	V _{RB}	-0.1	_	0.1	V	Note 1, Note 7			
Time before V _{RB} is Allowed	t _{STABLE}	500	_		ps	Note 1, Note 7			
Cycle-to-Cycle Additive Jitter	t _{OCJITTER}	_	6.5	8.1	ps _{PP}	Note 1			
Absolute Maximum Output Voltage	V _{MAX}	_	_	1.15	V	Note 3, Note 8			
Absolute Minimum Output Voltage	V _{MIN}	-0.3	_		٧	Note 3, Note 9			
Output Duty Cycle	ODC	48	50	52	%	When input has 50% duty cycle and V _{IN} ≥ 200 mV, Note 1			
Rising-to-Falling Edge Matching	_	_	_	15	%	Note 3, Note 10			
Clock Source DC Impedance (OUTx_p)	Z _{C-DC_OUT_p}	_	50/42.5	_	Ω	OUT_IPL_SEL = low/high, Note 3, Note 11			
Clock Source DC Impedance (OUTx_n)	Z _{C-DC_OUT_n}	_	50/42.5	_	Ω	OUT_IPL_SEL = low/high, Note 3, Note 11			
Output Frequency	f _{MAX}	0	_	250	MHz	_			
Output-to-Output Skew	t _{oosk}		_	30	ps	_			

OUTPUT ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: V_{DD} = 3.3V ±10%, V_{DD} = 2.5V ±10%, V_{DD} = 1.8V ±10%, T_A = -40°C to +105°C, unless noted. C_{LOAD} = 2 pF.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Device-to-Device Output Skew	t _{DOOSK}	_	_	TBD	ps	_
Input-to-Output Delay	t _{IOD}	TBD	TBD	1.5	ns	_
Output Enable Time	t _{EN}	_	_	5	cycles	Note 12
Output Disable Time	t _{DIS}			6	cycles	Note 12

- Note 1: Measurement taken from differential waveform.
 - 2: Measured from -150 mV to +150 mV on the differential waveform (derived from OUTx_p to OUTx_n). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 1-5.
 - 3: Measurement taken from single ended waveform.
 - **4:** Measured at crossing point where the instantaneous voltage value of the rising edge of OUTx_p equals the falling edge of OUTx n. See Figure 1-1.
 - 5: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 1-1.
 - **6:** Defined as the total variation of all crossing voltages of Rising OUTx_p and Falling OUTx_n. This is the maximum allowed variance in V_{CROSS} for any particular system. See Figure 1-2.
 - 7: t_{STABLE} is the time the differential clock must maintain a minimum ±150 mV differential voltage after rising/falling edges before it is allowed to droop back into the V_{RB} ±100 mV differential range. See Figure 1-6.
 - 8: Defined as the maximum instantaneous voltage including overshoot. See Figure 1-1.
 - 9: Defined as the minimum instantaneous voltage including undershoot. See Figure 1-1.
 - 10: Matching applies to rising edge rate for OUTx_p and falling edge rate for OUTx_n. It is measured using a ±75 mV window centered on the median cross point where OUTx_p rising meets OUTx_n falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of OUTx_p should be compared to the Fall Edge Rate of OUTx_n; the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 1-3.
 - 11: System board compliance measurements must use the test load card described in Figure 1-7. OUTx_p and OUTx_n are to be measured at the load capacitors C_{LOAD}. Single-ended probes must be used for measurements requiring single-ended measurements. Either single-ended probes with math or differential probe can be used for differential measurements. Test load C_{LOAD} = 2 pF.
 - 12: Output Enable control (pin or register) is synchronous with the input clock and it takes four rising edges before output gets enabled or disabled. Hence the minimum input frequency is greater than 0 Hz. Once the outputs are enabled the input clock frequency can be reduced to 0 Hz.

JITTER AND PHASE NOISE

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Peak-to-Peak Additive Jitter	A _{JRMS_PP}	_	_	TBD	ps	Note 1, Note 2
Additive Jitter per PCle 1.0 (1.5 MHz to 22 MHz)	t _{jPCle_1.0}	_	0.7	TBD	ps _{RMS}	Note 1, Note 2
Additive Jitter per PCle 2.0 High Band (1.5 MHz to 50 MHz)	t _j PCle_2.0_high	_	75	TBD	fs _{RMS}	Note 1, Note 2
Additive Jitter per PCIe 2.0 Low Band (10 kHz to 1.5 MHz)	tjPCle_2.0_low	_	20	TBD	fs _{RMS}	Note 1, Note 2
Additive Jitter per PCIe 2.0 Mid Band (5 MHz to 16 MHz)	tjPCle_2.0_mid	_	59	TBD	fs _{RMS}	Note 1, Note 2

JITTER AND PHASE NOISE (CONTINUED)

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Additive Jitter per PCIe 3.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_3.0}	l	19	TBD	fs _{RMS}	Note 1, Note 2
Additive Jitter per PCIe 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_4.0}		19	TBD	fs _{RMS}	Note 1, Note 2
Additive Jitter per PCIe 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC)	^t jPCle_5.0	ı	7.5	TBD	fs _{RMS}	Note 2, Note 3
Additive jitter per Intel QPI 9.6 Gbps	t _{jQPI}		35	TBD	fs _{RMS}	Note 1, Note 2
Additive RMS Jitter in	+		49	TBD	fs _{RMS}	Note 1, Note 2, 100 MHz Clock
1 MHz to 20 MHz Band	^t j_1M_20M		40	TBD	fs _{RMS}	Note 1, Note 2, 133 MHz Clock
Additive RMS Jitter in	+	_	52	TBD	fs _{RMS}	Note 1, Note 2, 100 MHz Clock
12 kHz to 20 MHz Band	t _{j_12k_20M}	_	42	TBD	fs _{RMS}	Note 1, Note 2, 133 MHz Clock
Noise Floor	NI		-164	TBD	dBc/Hz	Note 1, Note 2, 100 MHz Clock
NOISE FIOOI	N _F		-163	TBD	dBc/Hz	Note 1, Note 2, 133 MHz Clock

- Note 1: Measured into AC test load as per Figure 1-7.
 - 2: Measured from differential crossing point to differential crossing point.
 - 3: Measured with 50Ω termination in instrument without a test load.

TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Temperature Ranges									
Ambient Operating Temperature Range	T _A	-4 0		+105	°C	_			
Storage Temperature Range	T_S	-65	_	+150	°C	_			
Package Thermal Resistances									
live eties to Austriant Theorem		_	29	_	°C/W	Still-Air			
Junction to Ambient Thermal Resistance 6x6 VQFN-48Ld	Θ_{JA}	_	24	_	°C/W	1 m/s airflow			
Tresistance one variviace		_	22	_	°C/W	2.5 m/s airflow			
Junction to Board Thermal Resistance 6x6 VQFN-48Ld	Θ_{JB}	_	8	_	°C/W	_			
Junction to Case Thermal Resistance 6x6 VQFN-48Ld	θ _{JC}	_	18	_	°C/W	_			
Thermal Characterization, Junction to Top of Package 6x6 VQFN-48Ld	Ψ_{JB}	_	1	_	°C/W	Still-Air			
		_	28	_	°C/W	Still-Air			
Junction to Ambient Thermal Resistance 8x8 VQFN-56Ld	Θ_{JA}	_	23	_	°C/W	1 m/s airflow			
Tresistance one vol 14-octu		_	22	_	°C/W	2.5 m/s airflow			
Junction to Board Thermal Resistance 8x8 VQFN-56Ld	Θ_{JB}	_	8	_	°C/W	_			
Junction to Case Thermal Resistance 8x8 VQFN-56Ld	θ _{JC}	_	14	_	°C/W	_			
Thermal Characterization, Junction to Top of Package 8x8 VQFN-56Ld	Ψ_{JB}	_	1	_	°C/W	Still-Air			




FIGURE 1-1: Single-Ended Measurement Points for Absolute Cross Point and Swing.




FIGURE 1-2: Single-Ended Measurement Points for Delta Cross Point.




FIGURE 1-3: Single-Ended Measurement Points for Rise and Fall Time Matching.




FIGURE 1-4: Differential Measurement Points for Duty Cycle and Period.




FIGURE 1-5: Differential Measurement Points for Rise and Fall Time.




FIGURE 1-6: Differential Measurement Points for Ringback.




FIGURE 1-7: PCIe Test Load.

2.0 TYPICAL OPERATING CHARACTERISTICS




FIGURE 2-1: Typical Expected Phase Noise.

3.0 PIN DESCRIPTIONS

All device inputs and outputs are LPHCSL unless described otherwise. The Type column uses the following symbols:

- I: Input
- IPU: Input with 100 $k\Omega$ internal pull-up resistor
- IPD: Input with 100 $k\Omega$ internal pull-down resistor
- O: Output
- I/OOD: Input/Open-Drain Output
- NC: No Connect
- · P: Power Supply

The descriptions of the pins are listed in Table 3-1 and Table 3-2.

TABLE 3-1: SY75608 PIN FUNCTION TABLE

Pin Number	Pin Name	Pin Type		De	scription				
16	IN0_p		Differential/Sin	gle Ended Refer	ences 0 and 1				
17	IN0_n				EO MIL				
21	IN1_p	1	Input frequency	range >0 Hz to 2	50 MHZ				
20	IN1_n		Note: >0 Hz means frequency higher than DC. Output Enabl pins (OEnb) need four clock cycles before the corresponding enabled/disable. This feature ensures glitch free transition of						
1	OUT0_p								
2	OUT0_n								
4	OUT1_p								
5	OUT1_n								
8	OUT2_p		Ultra-Low Addi	tive Jitter Differe	ential LPHCSL Outputs 0 to 7				
9	OUT2_n		Ollia Low Addi	are children Billor					
11	OUT3_p		Output frequenc	y range >0 Hz to	250 MHz				
12	OUT3_n	0	In I ² C bus controlled mode (SEL pin pulled high on the power up) outpenable is controlled via internal registers						
25	OUT4_p								
26	OUT4_n								
28	OUT5_p		In Hardware control mode (SEL pin pulled low on the power up) outpuenable is controlled by OE in pins.						
29	OUT5_n		enable is control	lied by OE_n pins	5.				
32	OUT6_p								
33	OUT6_n								
35	OUT7_p								
36	OUT7_n								
			When SEL pin is I ² C Bus. This pir	s low, this pin is Ir s high, this pin too n is pulled down v	nput Select 0 hardware control input. gether with pin 44 provides address for with 100 k Ω resistor.				
45	IN_SEL0 /I2C_SA_0	IPD	IN_SEL1	IN_SEL0	OUTN				
	/120_3A_0		0	0	Input 0 (IN0)				
			0	1	Input 1 (IN1)				
			1	0	Crystal Oscillator or Overdrive				
			1	1	Crystal Bypass				
44	IN_SEL1 /I2C_SA_1	IPD	Input Select 1 or Serial Interface Input When SEL pin is low, this pin is Input Select 1 hardware control pin. When SEL pin is high, this pin together with pin 45 provides address for I^2C Bus. This pin is pulled down with 100 k Ω resistor.						

TABLE 3-1: SY75608 PIN FUNCTION TABLE (CONTINUED)

Pin Number	Pin Name	Pin Type		De	scription		
				Type or I ² C Bus			
			When SEL pin is low this pin and pin 42 selects output type.				
			OE_TYPE1	OE_TYPE0	Output [7:0] state when OE_n is high		
40	OE TYPE0	IDD/O	0	0	Both p and n are pulled low via internal output termination resistors per standard HCSL (PCIe)		
43	/I2C_SCL	IPD/O	0	1	Drive Differential Low: p is pulled low and n is pulled high via output termination resistors		
			1	0	Reserved		
			1	1	High-Z (disabled)		
			with 100 kΩ resi	stor.	² C Bus Clock. This pin is pulled down		
42	OE_TYPE1/ I2C_SDA	IPD/OOD	Output Signal Type or I^2C Bus I/O Data When SEL pin is low, this pin and pin 43 selects output type. When SEL pin is high, this pin is an I/O pin (Input/Open-Drain) for I^2C Bus. This pin is pulled down with 100 k Ω resistor.				
48	OE0b		Output Enable Control				
47	OE1b						
14	OE2b		When OEnb is low, the output n where $n = \{0,,7\}$ is a		where $n = \{0,,7\}$ is active.		
13	OE3b		When OEnb is high, the output is dependent on OE_TYPE0/1 pins OEnb is synchronous and it need four clock cycles before the corresponding output gets enabled/disabled.				
23	OE4b	IPD					
22	OE5b		corresponding o	utput gets chabit	disabled.		
38	OE6b		OEnb pins are pulled-down with 100 k Ω resistor.				
37	OE7b						
18	XIN	I	Overdrive Mode	9	stal Bypass Mode or Crystal lown this pin or connect it to ground.		
19	XOUT	0	Crystal Oscillat				
41	SEL	IPD	Select Control When this pin is low, the device is controlled via hardware pins, IN_SEL0/1 and OE_TYPE0/1. When this pin is high, the device is controlled via I^2C Bus port. Any change of SEL pin value requires power cycle. Hence, SEL pin cannot be changed on the fly. This pin is pulled down with 100 k Ω resistor.				
24	OUT_IMP_SEL	IPD	Output Impedance Select When this pin is low, the output differential impedance is 100Ω When this pin is high, the output differential impedance is 85Ω This pin is pulled down with $100~\text{k}\Omega$ resistor.				
15			Desitive Comple Veltere				
39	VDD	Р	Positive Supply Voltage Connect to 3.3V, 2.5V, or 1.8V supply.				
46					11.2		

TABLE 3-1: SY75608 PIN FUNCTION TABLE (CONTINUED)

Pin Number	Pin Name	Pin Type	Description
3			
10	VDDO	Р	Positive Supply Voltage for Differential Outputs Connect to 3.3V, 2.5V or 1.8V supply. These pins power up differential
27	VDDO	Г	outputs OUT[7:0] p/n.
34			
40	VPP	Р	Positive Supply Voltage for Programming OTP Memory This pin is used for generating custom configurations on ATE. Connect to ground for normal operation.
6			
7			
30	GND	Р	Ground Connect to ground.
31			Connect to ground.
ePAD			

TABLE 3-2: SY75612 PIN FUNCTION TABLE

IABLE 3-2:	ST75612 PIN FUNCTION TABLE			
Pin Number	Pin Name	Pin Type	Description	
20	IN0_p		Differential/Single-Ended References 0 and 1	
21	IN0_n			
25	IN1_p		Input frequency range >0 Hz to 250 MHz	
24	IN1_n		Note: >0 Hz means frequency higher than DC. Output Enable control pins (OEnb) need four clock cycles before the corresponding output get enabled/disable. This feature ensures glitch free transition of the outputs.	
1	OUT0_p			
2	OUT0_n			
4	OUT1_p			
5	OUT1_n			
6	OUT2_p			
7	OUT2_n			
8	OUT3_p			
9	OUT3_n			
10	OUT4_p		Ultra-Low Additive Jitter Differential LPHCSL Outputs 0 to 11	
11	OUT4_n		onta-Low Additive office Differential Li 1100L Outputs v to 11	
13	OUT5_p		Output frequency range >0 Hz to 250 MHz	
14	OUT5_n		In I ² C bus controlled mode (SEL pin pulled high on the power up) output	
29	OUT6_p	0	enable is controlled via internal registers	
30	OUT6_n		onable to controlled the internal registers	
32	OUT7_p		In Hardware control mode (SEL pin pulled low on the power up) output	
33	OUT7_n		enable is controlled by OE_n pins.	
34	OUT8_p			
35	OUT8_n			
36	OUT9_p			
37	OUT9_n			
38	OUT10_p			
39	OUT10_n			
41	OUT11_p			
42	OUT11_n			

TABLE 3-2: SY75612 PIN FUNCTION TABLE (CONTINUED)

Pin Number	Pin Name	Pin Type	Description				
			Input Select 0 c	or I ² C Address			
			When SEL pin is low, this pin is Input Select 0 hardware control input.				
			When SEL pin is high, this pin together with pin 51 provides address for I^2C Bus. This pin is pulled down with 100 k Ω resistor.				
	INL OFLO			1			
52	IN_SEL0 /I2C_SA_0	IPD	IN_SEL1	IN_SEL0	OUTN		
	7120_071_0		0	0	Input 0 (IN0)		
			0	1	Input 1 (IN1)		
			1	0	Crystal Oscillator or Overdrive		
			1	1	Crystal Bypass		
51	IN_SEL1 /I2C_SA_1	IPD	Input Select 1 or Serial Interface Input When SEL pin is low, this pin is Input Select 1 hardware control pin. When SEL pin is high, this pin together with pin 52 provides address for I ² C Bus. This pin is pulled-down with 100 k Ω resistor.				
				Type or I ² C Bus			
					pin 49 selects output type.		
			OE_TYPE1	OE_TYPE0	Output [11:0] state when OE_n is high		
50	OE_TYPE0 /I2C_SCL	IPD/O	0	0	Both p and n are pulled low via internal output termination resistors per standard HCSL (PCIe)		
30			0	1	Drive Differential Low: p is pulled low and n is pulled high via output termination resistors		
			1	0	Reserved		
			1	1	High-Z (Disabled)		
				s high this pin is I d-down with 100 I			
49	OE_TYPE1 /I2C_SDA	IPD/OOD	When SEL pin is When SEL pin is Bus.		I pin 50 selects output type. an I/O pin (Input/Open-Drain) for I ² C		
56	OE0b						
55	OE1b						
54	OE2b						
17	OE3b		Output Enable		de ana no (O 44) in 11		
16	OE4b	1			here n = {0,,11} is active dependent on OE TYPE0/1 pins		
15	OE5b	100	VVIICII OLIID IS II	ngir the output is	aspendent on OL_111 L0/1 pins		
27	OE6b	IPD			I four clock cycles before the		
26	OE7b		corresponding o	utput gets enable	ed/disabled.		
19	OE8b		OEnb pins are pulled-down with 100 $k\Omega$ resistor.		100 kO resistor		
45	OE9b	1			100 1/12 10313101.		
44	OE10b						
43	OE11b						
22	XIN	ı	Crystal Oscillator Input or Crystal Bypass Mode or Crystal Overdrive Mode If crystal circuit is not used pull-down this pin or connect it to the ground.				
22	VOLIT	0	· ·		own this pin or connect it to the ground.		
23	XOUT	0	Crystal Oscillat	or Output			

SY75608/612

TABLE 3-2: SY75612 PIN FUNCTION TABLE (CONTINUED)

Pin Number	Pin Name	Pin Type	Description
48	SEL	IPD	Select control When this pin is low, the device is controlled via hardware pins, IN_SEL0/1 and OE_TYPE0/1. When this pin is high, the device is controlled via I^2C Bus port. Any change of SEL pin value requires power cycle. Hence, SEL pin cannot be changed on the fly. This pin is pulled down with 100 kΩ resistor.
28	OUT_IMP_SEL	IPD	Output Impedance Select When this pin is low, the output differential impedance is 100Ω When this pin is high, the output differential impedance is 85Ω This pin is pulled down with $100~k\Omega$ resistor.
18			Basitiva Cumulu Valtana
46	46 VDD		Positive Supply Voltage Connect to 3.3V, 2.5V, or 1.8V supply.
53			озиность ото т, для то т одергу.
3			
12	VDDO	Р	Positive Supply Voltage for Differential Outputs Connect to 3.3V, 2.5V, or 1.8V power supply. These pins power up
31	VDDO	'	differential outputs OUT[11:0] p/n.
40			, 5 5 5 1,
47	VPP	Р	Positive Supply Voltage for Programming OTP Memory This pin is used for generating custom configurations on ATE. Connect to ground for normal operation.
ePAD	GND	Р	Ground Connect to ground

4.0 FUNCTIONAL DESCRIPTION

The SY75608 and SY75612, respectively, are 2-to-8 and 2-to-12 PCle clock buffers with ultra-low additive jitter. They can be used in all PCle 1/2/3/4/5 common clock and SRIS applications.

Each output can be enabled/disabled glitch-free via dedicated OE pins or via I²C bus.

The SY75608/612 each have an embedded low-dropout regulator (LDO) for superior power noise supply rejection. They support 1.8V, 2.5V, and 3.3V supplies with tolerance of $\pm 10\%$, which exceeds the $\pm 9\%$ required by PCIe Card Electro Mechanical Specification.

Besides operating as fanout buffers, these devices can work as fixed frequency clock generators with external crystal. Supported crystal frequencies are 8 MHz to 160 MHz.

4.1 Clock Input

The following figures show how to terminate input of the device in most common cases: Low Power HCSL (LPHCSL), HCSL, and single-ended LVCMOS.




FIGURE 4-1: Input Driven by LPHCSL Driver.




FIGURE 4-2: Input Driven by HCSL Driver.

Figure 4-3 shows how to terminate a single-ended output, such as LVCMOS. This example assumes 50Ω transmission line, which is the most common for single-ended CMOS signaling. Ideally, resistors R1 and R2 should be 100Ω each and R_O + R_S should be 50Ω so that the transmission line is terminated at both ends with characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance, the value of series resistor R_S should be increased. This will reduce the voltage swing at the input, but this should be fine as long as the input voltage swing requirement is not violated (Figure 1-3). The source resistors of R_S = 270Ω could be used for a standard LVCMOS driver. This will provide 516 mV of voltage swing for 3.3V LVCMOS driver with load current of $(3.3V/2)*(1/(270\Omega + 50\Omega))$ = 5.16 mA.

For optimum performance both differential input pins (_p and _n) need to be DC-biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.




FIGURE 4-3: Input Driven from a Single-Ended CMOS Output.

4.2 Clock Outputs

Differential outputs have embedded termination resistors as shown in Figure 4-4. This provides significant saving relative to traditional current-based HCSL outputs that require four resistors per differential output.




FIGURE 4-4: Terminating Differential Outputs.

Embedded termination resistors in SY75608/612 are matched for 85Ω or 100Ω differential transmission lines.

4.3 Crystal Oscillator Circuit

The crystal oscillator circuit can work with crystal resonators from 8 MHz to 160 MHz. As can be seen in Figure 4-5, only a crystal resonator is required and all the other components are built into the device. To be able support crystal resonators with different characteristics all internal components are programmable in I²C Controlled mode.




FIGURE 4-5: Crystal Oscillator Circuit in SPI Controlled Mode.

Load capacitors can be programmed from 0 pF to 23.8 pF with a resolution of 0.1875 pF that not only meets load requirement for most crystal resonator, but also allows for fine tuning of the crystal resonator frequency. The amplifier gain can be adjusted by selecting one of seven gain values. The series resistor is adjusted based on the selected gain. Shunt resistor has fixed value of $500 \text{ k}\Omega$.

In Hardware Controlled mode, the capacitive load is set at 8 pF and cannot be changed. For crystals that require higher load, additional capacitance can be added externally as shown in Figure 4-6.




FIGURE 4-6: Crystal Oscillator Circuit in Hardware Controlled Mode.

5.0 HOST INTERFACE

SY75608 and SY75612 can be controlled via hardware pins (SEL pin tied low) or via I²C Bus (SEL pin tied high). The mode shall be selected during power up and it cannot be changed on the fly.

5.1 Hardware Controlled Mode

In this mode, SY75608/612 is controlled via Input Select pins (IN_SEL[1:0]) that select which one of three inputs is fed to outputs (as shown in Table 5-1), output enable pins (OE_b) for each output (as shown in Figure 5-1), and Output Impedance Select pin.

TABLE 5-1: INPUT CLOCK SELECTION

IN_SEL1	IN_SEL0 Selected Input	
0	0	IN0_p, IN0_n
0	1	IN1_p, IN1_n
1	X	XIN (crystal input pin)

Any outputs can be disabled by pulling the corresponding OExb pin high. The OExb is sampled on the falling edge of the differential input clock (or falling edge of INx_p). It takes 4.5 clock cycles before the output goes from the active state to the state defined by OE_TYPE0/1 pins (SEL = 0) or defined by DRVSTATE0/1/2 register (SEL = 1) as shown in Figure 5-1.




FIGURE 5-1: Output Disable.

Any outputs can be enabled by pulling the corresponding OExb pin low. The OExb is sampled on the falling edge of the differential input (or falling edge of Inx_p signal). It takes 3.5 clock cycles of the input clock before the output goes from the state defined by OE_TYPE0/1 pins (SEL pin pulled low) or defined by DRVSTATE0/1/2 registers (SEL pin pulled high) to the active state as shown in Figure 5-2.




FIGURE 5-2: Output Enable.

The Output Impedance Select pin is an asynchronous control input that selects between 100Ω (OUT_IMP_SEL tied low) and 85Ω (OUT_IMP_SEL tied high).

5.2 I²C Bus Control Mode

The SY75608 and SY75612 are controlled via four pin I²C Bus client interface as shown in Figure 5-3.




FIGURE 5-3: I²C Bus Client Interface.

The address selection is done via SA_0 and SA_1 hardware pins that select the appropriate address for the device.

TABLE 5-2: I²C BUS ADDRESS

SA_1	SA_0	I ² C Bus Address
0	0	0x34
0	1	0x35
1	0	0x36
1	1	0x37

5.2.1 I²C BUS READ/WRITE

Reading or writing a register or registers in a I²C Bus client device is MSB first and LBS last in one-byte blocks.

The access from I^2C server starts with the start condition followed by the client address and the write indicator bit. This is then followed by the command byte which in bits [6:0] contains the address of the register to be accessed for byte mode or the first register to be accessed in the burst mode. The most significant bit in the command byte must be set to 1.

Byte Read. The standard byte read is as shown in Figure 5-4. The command byte is followed the client address and read indication bit. The device (client) will respond by sending the requested byte.




FIGURE 5-4: I²C Bus Byte Read.

Write. Figure 5-5 illustrates the standard byte write. After the written byte has been acknowledged by the device, the server will assert the stop signal.




FIGURE 5-5: I²C Bus Byte Write.

5.2.2 I²C BURST READ/WRITE

Burst Read and Write are very similar to Byte Read and Write.

Burst Read. Figure 5-6 illustrates the Burst Read. The I²C server acknowledges after each received byte and finally sends a Not Acknowledge (NACK) followed with Stop Condition.




FIGURE 5-6: I²C Bus Burst Read.

Burst Write. Figure 5-7 illustrates Burst Write operation. The I²C server will send the Stop Condition after the last data byte.




FIGURE 5-7: I²C Bus Burst Write.

6.0 REGISTER MAP

The device is controlled by accessing registers through the serial interface. The following table provides a summary of the registers available for the configuration of the device. The default settings can be modified via factory programmable OTP memory (64 bit in total).

TABLE 6-1: REGISTER MAP

Address I ² C A[6:0] Hex (0x)	Name	Data D[7:0]
00	XTALBG	xtal_buf_gain[4:0]
01	Reserved	Leave as default
02	XTALLC	xtal_load_cap[7:0]
03	XTALNR	xtal_normal_run
04	INSEL	input_select[1:0]
05	OUTDSTATE0	out_disable_state[7:0] (differential output OUT3, OUT2, OUT1, OUT0)
06	OUTDSTATE1	out_disable_state[15:8] (differential output OUT7, OUT6, OUT5, OUT4)
07	OUTDSTATE2	out_disable_state[23:16] (differential output OUT11, OUT10, OUT9, OUT8), SY75612 Only
08	OUTEN0	outen[7:0]
09	OUTEN1	outen[15:8], SY75612 Only
0A	DEVADDR	dev_addr[2:0]
0B	DEVICEID	Device Identification
0D	IN1_BUFF_CTRL	Differential Input 1 Control

TABLE 6-2: DETAILED REGISTER MAP

Bit	Name		Description		Туре	Reset
XTAL B	uffer Gain - XTALBG (0x	(00)				
7:5	Unused	Leave as default			R/W	000
		selecting number	buffer (inverting al r of parallel gain ele has associated ser	ements:		
		xtal_buf_gain[4:0]	Number of Parallel XO Amplifiers	Series Resistance		
	xtal_buf_gain[4:0]	0	0	Open circuit	R/W	00100 Note 1
		1	1	550Ω		
4:0		2	2	550Ω		
		3	3	550Ω		
		4	4	150Ω		
		8	4	0Ω		
		16	8	0Ω		
		24	12	0Ω		
			2, 3, 4, 8, 16 and 2 en to xtal_buf_gai es are reserved.			

TABLE 6-2: DETAILED REGISTER MAP (CONTINUED)

Bit	Name	Description	Type	Reset
XTAL L	oad Capacitance - XTALL	.C (0x02)		
7.0		Internal load capacitance of crystal circuit (0 pF to 23.8 pF with the resolution of 0.1875 pF). XIN and XOUT have each capacitor connected to GND. Multiple bit combinations available between 7 capacitors. 8'b0000_0000 = Disable all xtal load capacitors	DM	40
7:0	xtal_load_cap[7:0]	8'b0000_0001 = Enable capacitor 0.1875 pF 8'b0000_0010 = Enable capacitor 0.375 pF 8'b0000_0100 = Enable capacitor 0.75 pF 8'b0000_1000 = Enable capacitor 1.5 pF 8'b0001_0000 = Enable capacitor 3 pF 8'b0010_0000 = Enable capacitor 6 pF 8'b0100_0000 = Enable capacitor 12 pF 8'b1000_0000 = Reserved	R/W	Note 1
7:1	ormal Run - XTALNR (0x	Unused	R	0000000
/.1	Onusea	When this bit is set high crystal oscillator circuit is	П	0000000
0	xtal_normal_run	running only if input_select[1:0] register at address 0x05 selects crystal mode (2'b10). This value is recommended because it provides best jitter performance—XO circuit is running only when it is needed. When this bit is set low the crystal oscillator will keep running even if crystal oscillator is not selected in input_select[1:0] register at address 0x05. This mode should only be used when fast switching between input references and crystal oscillator is required.	R/W	1 Note 1
Input Se	elect - INSEL (0x04)	,		•
7:2	Unused	Unused	R	000000
1:0	input_select[1:0]	Input reference clock selection. Proper external coupling and termination are required. 2'b00 = Differential input from IN0_p and IN0_n 2'b01 = Differential input from IN1_p and IN1_n 2'b10 = Fundamental XTAL mode with XIN and XOUT (Use internal crystal oscillator circuits) or XTAL overdrive mode (single-ended clock signal fed to XIN) 2'b11 = XTAL bypass mode (single-ended clock signal with XIN and disabled internal crystal buffer circuit in the analog block)	R/W	00 Note 1
State of	Outputs when Disabled	(Outputs 0 to 3) - OUTDSTATE0 (0x05)		_
7:6	out_disable_state[7:6]	State of OUT3 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
5:4	out_disable_state[5:4]	State of OUT2 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00

TABLE 6-2: DETAILED REGISTER MAP (CONTINUED)

Bit	Name	Description	Type	Reset
3:2	out_disable_state[3:2]	State of OUT1 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
1:0	out_disable_state[1:0]	State of OUT0 driver when the corresponding bit in OUTEN register is set low. These bits should be set first before the corresponding bit in OUTEN register is toggled. 2'b00 = Both low (p output low, n output low) 2'b01 = Drive Low (p output low, n output high) 2'b10 = Outputs High-Z 2'b11 = Outputs High-Z	R/W	00
State of	f Outputs when Disabled	(Outputs 4 to 7) - OUTDSTATE1 (0x06)		
7:6	out_disable_state[15:14]	State of OUT7 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
5:4	out_disable_state[13:12]	State of OUT6 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
3:2	out_disable_state[11:10]	State of OUT5 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
1:0	out_disable_state[9:8]	State of OUT4 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
State o	f Outputs when Disabled	(Outputs 8 to 11) - OUTDSTATE2 (0x07) (Applies onl	y to SY75612	3)
7:6	out_disable_state[23:22]	State of OUT11 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
5:4	out_disable_state[21:20]	State of OUT10 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
3:2	out_disable_state[19:18]	State of OUT9 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
1:0	out_disable_state[17:16]	State of OUT8 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0.	R/W	00
Output	Enable (Outputs 0 to 7) -	OUTEN0 (0x08)		
7	outen7	Enable/Disable output 7. The same bit configuration with OUT0.	RW	0
6	outen6	Enable/Disable output 6. The same bit configuration with OUT0.	RW	0
5	outen5	Enable/Disable output 5. The same bit configuration with OUT0.	RW	0
4	outen4	Enable/Disable output 4. The same bit configuration with OUT0.	RW	0
3	outen3	Enable/Disable output 3. The same bit configuration with OUT0.	RW	0
2	outen2	Enable/Disable output 2. The same bit configuration with OUT0.	RW	0

TABLE 6-2: DETAILED REGISTER MAP (CONTINUED)

Bit	Name	Description	Туре	Reset
1	outen1	Enable/Disable output 1. The same bit configuration with OUT0.	RW	0
0	outen0	Enable/Disable output 0. When this bit is set low the OUT 0 is disabled. The type of the disable mode is specified in the corresponding bit of the OUTDSTATE register. When this bit is set high the OUT0 is in LPHCSL active mode.	RW	0
Output	Enable (Outputs 11 to 8)	- OUTEN1 (0x09) (Applies only to SY75612)		
7:4	Reserved	Leave as default	RW	0000
3	outen11	Enable/Disable output 11. The same bit configuration with OUT0.	RW	0
2	outen10	Enable/Disable output 10. The same bit configuration with OUT0.	RW	0
1	outen9	Enable/Disable output 9. The same bit configuration with OUT0.	RW	0
0	outen8	Enable/Disable output 8. The same bit configuration with OUT0.	RW	0
I ² C Bus	Client Device Address -	DEVADDR (0x0A)		
7:2	Unused	Unused	R	000000
1:0	dev_addr[1:0]	These three bits contributes as the following to the 7 bits of the I ² C Bus client address {2'b011, dev_addr[1:0],SA1,SA0}, where SA0 and SA1 are from pins IN_SEL0_I2C_SA_0 and IN_SEL0_I2C_SA_0 respectively	RW	01 Note 1
Device	Identification - DEVID (0x	(0B)		
7	Unused	Unused	R	0
6:3	Revision Number	Silicon Revision Number	RO	0001
2:0	dev_id[2:0]	Device ID 3'b001 = SY75608 3'b002 = SY75612	RO	001(Note 1) or 010(Note 1)
Differen	tial Input 1 Control - IN1	BUFF_CTRL (0x0D)		•
7:6	Unused	Unused	R	0
5:2	in1_buff_ctrl	Bias current control from low (4'b0000) to high (4'b1111)	RW	1010 Note 1
1	in1_buff_powdwn	1'b0 = Input buffer is enabled 1'b1 = Input buffer is powered down	RW	0
0	in1_buff_ac_coupl	This bit selects either internal DC or AC coupling of the differential input 1 signal. 1'b0 = Input is DC-coupled 1'b1 = Input is AC-coupled	RW	0

Note 1: The default value is OTP programmable.

7.0 PACKAGING INFORMATION

7.1 Package Marking Information

48-Lead VQFN*



Example



56-Lead VQFN*



Example



Note: For customers ordering these parts with a customized configuration, the characters "GXXX" will appear on the marking to the right of the JEDEC designator in which "XXX" represents a numerical code. Please visit the ClockWorks Configurator to design your particular specifications.

 Legend:
 XX...X
 Product code

 Y
 Year code (last digit of calendar year)

 YY
 Year code (last 2 digits of calendar year)

 WW
 Week code (week of January 1 is week '01')

 NNN
 Alphanumeric traceability code

 Pb-free JEDEC® designator for Matte Tin (Sn)

 (e3)
 This package is Pb-free. The Pb-free JEDEC designator ()


 can be found on the outer packaging for this package.
 (e3)

 •, ♠, ♠, ▼
 Pin one index is identified by a dot, delta up, or delta down (triangle mark).

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.


Underbar (_) and/or Overbar (¯) symbol may not be to scale.

48-Lead VQFN 6 mm x 6 mm Package Outline and Recommended Land Pattern



48-Lead Very Thin Plastic Quad Flat, No Lead Package (6LX) - 6x6 mm Body [VQFN] With 4.1x4.1 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Terminals	Ν		48			
Pitch	е		0.40 BSC			
Overall Height	Α	0.80	0.85	0.90		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.20 REF				
Overall Length	D	6.00 BSC				
Exposed Pad Length	D2	4.00	4.10	4.20		
Overall Width	Е	6.00 BSC				
Exposed Pad Width	E2	4.00	4.10	4.20		
Exposed Pad Corner Chamfer	CH	0.35 REF				
Terminal Width	b	0.15	0.20	0.25		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed-Pad	0.55 REF					

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-494 Rev A Sheet 1 of 2

48-Lead Very Thin Plastic Quad Flat, No Lead (6LX) - 6x6 mm Body [VQFN] With 4.1x4.1 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN


	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E	0.40 BSC			
Optional Center Pad Width	X2			4.20	
Optional Center Pad Length	Y2			4.20	
Contact Pad Spacing	C1		5.90		
Contact Pad Spacing	C2		5.90		
Contact Pad Width (X48)	X1			0.20	
Contact Pad Length (X48)	Y1			0.85	
Contact Pad to Center Pad (X48)	G1	0.20			
Contact Pad to Contact Pad (X44)	G2	0.20			
Thermal Via Diameter	V		0.30		
Thermal Via Pitch	EV		1.00		

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - ${\it BSC: Basic \ Dimension. \ Theoretically \ exact \ value \ shown \ without \ tolerances.}$
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process


Microchip Technology Drawing C04-2494 Rev A

56-Lead VQFN 8 mm x 8 mm Package Outline and Recommended Land Pattern



56-Lead Very Thin Plastic Quad Flat, No Lead Package (K3C) - 8x8x1.0 mm Body [VQFN] With 4.15 mm Exposed Pad

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Dimension Limits			MAX		
Number of Terminals	N		56			
Pitch	е		0.50 BSC			
Overall Height	Α	0.80 0.90 1.00				
Standoff	A1	0.00 0.02 0.05				
Terminal Thickness	A3	0.20 REF				
Overall Length	D	8.00 BSC				
Exposed Pad Length	D2	4.05 4.15 4.25				
Overall Width	Е	8.00 BSC				
Exposed Pad Width	E2	4.05 4.15 4.25				
Terminal Width	b	0.18 0.25 0.30				
Terminal Length	L	0.35 0.40 0.45				
Terminal-to-Exposed-Pad	K 1.53 REF					

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-25665 Rev A Sheet 2 of 2

56-Lead Very Thin Plastic Quad Flat, No Lead Package (K3C) - 8x8x1.0 mm Body [VQFN] With 4.15 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Е	0.50 BSC			
Optional Center Pad Width	X2			4.25	
Optional Center Pad Length	Y2			4.25	
Contact Pad Spacing	C1		7.90		
Contact Pad Spacing	C2		7.90		
Contact Pad Width (X56)	X1			0.30	
Contact Pad Length (X56)	Y1			0.85	
Contact Pad to Center Pad (X56)	G1	0.85			
Contact Pad to Contact Pad (X52)	G2	0.20			
Thermal Via Diameter V			0.33		
Thermal Via Pitch		1.20			

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-27665 Rev A

APPENDIX A: REVISION HISTORY

Revision A (February 2021)

 Initial release of SY75608/612 as Microchip data sheet DS20006363A.

Revision B (August 2022)

- Replaced 48-lead VQFN (6MX) package outline drawing with 48-lead VQFN (6LX) package outline drawing.
- Replaced 56-lead VQFN (MEC) package outline drawing with 56-lead VQFN (K3C) package outline drawing.
- Updated the Product Identification System section to remove Wettable Flank from both package options.
- Updated the Package Marking Information drawing.
- Updated values for Output Enable and Disable Time in the Output Electrical Characteristics table.
- Updated max value for Input Leakage Current for OE Inputs in the Electrical Characteristics table.

SY	77	56	n	8	/61	2
U I		JU	v	U		

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART No.		xxx	[-XX]		Example	s:	
Device		Package	Media Type		a) SY756	08TWL:	8 Output Ultra-Low Additive Jitter PCIe Gen1/2/3/4/5 Clock Buffer, 48-Lead 6 mm x 6 mm VQFN, 490/Tray
Device:	SY75608: SY75612:	8 Output Ultra-Low Ad Gen1/2/3/4/5 Clock B 12 Output Ultra-Low A Gen1/2/3/4/5 Clock B	Buffer Additive Jitter PCIe		b) SY756	08TWL-TR:	8 Output Ultra-Low Additive Jitter PCIe Gen1/2/3/4/5 Clock Buffer, 48-Lead 6 mm x 6 mm VQFN, 3,300/Reel
Package:	TWL = TWL =	48-Lead 6 mm x 6 mm 56-Lead 8 mm x 8 mm			c) SY756	12TWL:	12 Output Ultra-Low Additive Jitter PCIe Gen1/2/3/4/5 Clock Buffer, 56-Lead 8 mm x 8 mm VQFN, 260/Tray
Media Type:	 <blank>= <blank>= TR = TR =</blank></blank>	490/Tray (SY75608 On 260/Tray (SY75612 On 3,000/Reel (SY75612 On 3,300/Reel (SY75608 O	lý) Only)		d) SY756	12TWL-TR:	12 Output Ultra-Low Additive Jitter PCIe Gen1/2/3/4/5 Clock Buffer, 56-Lead 8 mm x 8 mm VQFN, 3,000/Reel
					Note 1:	catalog part r used for orde the device pa	el identifier only appears in the number description. This identifier is ring purposes and is not printed on ckage. Check with your Microchip or package availability with the Tape on.

Note: For customers ordering a customized configuration from the ClockWorks Configurator, the part number examples shown above will be appended by "GXXX" in which the "XXX" represents a numerical code assigned by Microchip (e.g., SY75608TWL-TRG0001).

SY75608/612

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach. Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021 - 2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-1006-9



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis
Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai

Tel: 86-21-3326-8000 China - Shenyang

Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820