



ZXLD1366Q

AUTOMOTIVE COMPLIANT HIGH ACCURACY 1A, 60V LED DRIVER

Description

The ZXLD1366Q is a continuous mode inductive step-down converter, designed for driving single or multiple series connected LEDs efficiently from a voltage source higher than the LED voltage. The device operates from an input supply between 6V and 60V and provides an externally adjustable output current up to 1A.

The ZXLD1366Q uses a high-side output current sensing circuit which uses an external resistor to set the nominal average output current. The output current can be adjusted above or below the set value by applying an external control signal to the 'ADJ' pin.

Enhanced output current dimming resolution can be achieved by applying a PWM signal to the 'ADJ' pin.

Soft start can be forced using an external capacitor from the ADJ pin to ground. Applying a voltage of 0.2V or lower to the ADJ pin turns the output off and switches the device into a low current standby state.

The ZXLD1366Q is qualified to AEC-Q100 Grade 1 and is automotive compliant supporting PPAPs.

Features

- Typically Better than 0.8% Output Current Accuracy
- Simple and With Low Part Count
- Single Pin On/Off and Brightness Control Using DC Voltage or PWM
- PWM Resolution up to 1000:1
- High Efficiency (up to 97%)
- Switching Frequencies up to 1MHz
- Wide Input Voltage Range: 6V to 60V
- Inherent Open-Circuit LED Protection
- Available in Thermally Enhanced Green Molding Packages
- V-DFN3030-6 θJA = +44°C/W
- SO-8EP θJA = +45°C/W
- TSOT25 θJA = +82°C/W
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- The ZXLD1366Q is suitable for automotive applications requiring specific change control; this part is AEC-Q100 qualified, PPAP capable, and manufactured in IATF 16949 certified facilities.

https://www.diodes.com/quality/product-definitions/

Applications

- Automotive lighting
- Internal door lights
- Rear fog lamps
- Position lights

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
 - 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

June 2024 © 2024 Copyright Diodes Incorporated. All Rights Reserved.

Pin Assignments



Typical Application Circuit





Block Diagram



Pin Description

| Name | TSOT25 | SO-8EP | V-DFN3030-6 | Function |
|--------|--------|------------|-------------|---|
| LX | 1 | 1 | 1 | Drain of NDMOS switch |
| GND | 2 | 2, 3, 6, 7 | 2, 5 | Ground (0V) |
| ADJ | 3 | 4 | 3 | Multi-function On/Off and brightness control pin: Leave floating for normal operation. (VADJ = VREF = 1.25V giving nominal average output current I_{OUTnom} = 0.2V/_{RS}) Drive to voltage below 0.2V to turn off output current Drive with DC voltage (0.3V < VADJ < 2.5V) to adjust output current from 25% to 200% of I_{OUTnom} Connect a capacitor from this pin to ground to set soft-start time. Soft-start time increases approximately 0.2ms/nF |
| ISENSE | 4 | 5 | 4 | Connect resistor Rs from this pin to V_{IN} to define nominal average output current $I_{OUTnom} = 0.2V_{RS}$. (Note: Rsmin = 0.2V with ADJ pin open-circuit) |
| Vin | 5 | 8 | 6 | Input Voltage (6V to 60V). Decouple to ground with 4.7µF of higher X7R ceramic capacitor close to device. |
| Pad | | Pad | Pad | Exposed Pad (EP) - connected to device substrate. To improve thermal impedance of package the EP must be connected to power ground but should not be used as the 0V (GND) current path. It can be left floating but must not be connected to any other voltage other than 0V. |



Absolute Maximum Ratings (Note 4) (@TA = +25°C, unless otherwise specified.)

| Symbol | Parameter | | Rating | | Unit | |
|--------------------|--|-------------|---------------|-------------|------|----|
| Vin | Input Voltage | | -0.3 to +65 | | | V |
| VSENSE | Isense Voltage (Note 5) | | | +0.3 to -5 | | V |
| V _{LX} | LX Output Voltage | | | -0.3 to +65 | | V |
| V _{ADJ} | Adjust Pin Input Voltage | | | -0.3 to +6 | | V |
| ILX | Switch Output Current | | 1.25 | | | А |
| | Power Dissipation | TSOT25 | 1 | | | |
| Ртот | (Refer to Package Thermal De-rating Curve on | SO-8EP | 2.2 | | | W |
| | Page 25) | V-DFN3030-6 | 1.8 | | | |
| Тор | Operating Temperature | | -40 to +125 | | °C | |
| Tst | Storage Temperature | | -55 to +150 | | °C | |
| Tj max | Junction Temperature | | | +150 | | °C |
| ESD Susceptibility | | TSOT25 | SO-8EP | V-DFN3030-6 | _ | |
| HBM | Human Body Model | | <250 (Note 6) | <250 | 500 | V |
| CDM | Charged Device Model | | 1000 | 1000 | 1000 | V |

Notes: 4. All voltages unless otherwise stated are measured with respect to GND.

5. V_{SENSE} is measured with respect to V_{IN} .

6. Although value is reduced, no physical change to device.

Caution: Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings for extended periods can affect device reliability.

Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

The human body model is a 100pF capacitor discharge through a 1.5k Ω resistor pin.

Thermal Resistance

| 0 milest | | Rating | | | |
|----------|---------------------|--------|--------|-------------|------|
| Symbol | Parameter | TSOT25 | SO-8EP | V-DFN3030-6 | Unit |
| θја | Junction to Ambient | 82 | 45 | 44 | |
| θјв | Junction to Board | 33 | _ | — | °C/W |
| θJC | Junction to Case | _ | 7 | 14 | |

Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Unit |
|------------|--|------|------|------|
| Vin | Input Voltage (Note 7) | 6 | 60 | V |
| ILX | Maximum Recommended Continuous/RMS Switch Current | — | 1 | A |
| VADJ | External Control Voltage Range on ADJ Pin for DC Brightness Control (Note 8) | 0.3 | 2.5 | V |
| Vadjoff | DC Voltage on ADJ Pin to Ensure Devices is Off | — | 0.25 | V |
| toffmin | Minimum Switch Off-time | — | 800 | ns |
| tonmin | Minimum Switch On-time | — | 800 | ns |
| flx max | Recommended Maximum Operating Frequency (Note 9) | — | 625 | kHz |
| DLX | Duty Cycle Range | 0.01 | 0.99 | _ |
| DLX(LIMIT) | Recommended Duty Cycle Range of Output Switch at fLXMAX | 0.3 | 0.7 | _ |
| Тор | Operating Temperature Range (Junction and Ambient) | -40 | +125 | °C |

7. V_{IN} > 16V to fully enhance output transistor. Otherwise out current must be derated - see graphs. Operation at low supply may cause excessive heating due to increased on-resistance.

100% brightness corresponds to V_{ADJ} = V_{ADJ(nom)} = V_{REF}. Driving the ADJ pin above V_{REF} will increase the V_{SENSE} threshold and output current proportionally.

9. ZXLD1366Q will operate at higher frequencies but accuracy will be affected due to propagation delays.

Notes:



| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|-----------------------------|--|---|------------|------------|------------|--------|
| Vsu | Internal Regulator Startup Threshold | — | | 4.85 | 5.20 | V |
| Vsd | Internal Regulator Shutdown Threshold | | 4.40 | 4.75 | _ | V |
| INQoff | Quiescent Supply Current With Output Off | ADJ pin grounded | | 65 | 108 | μA |
| liNQon | Quiescent Supply Current With Output Switching (Note 11) | ADJ pin floating, L = 68µH, 3 LEDs, f = 260kHz | _ | 1.6 | — | mA |
| VSENSE | Mean Current Sense Threshold Voltage (Defines LED Current Setting Accuracy) | Measured on ISENSE pin with respect to V _{IN} V _{ADJ} = $1.25V$; V _{IN} = $18V$ | 195 | 200 | 205 | mV |
| VSENSEHYS | Sense Threshold Hysteresis | _ | | ±15 | _ | % |
| ISENSE | Isense Pin Input Current | VSENSE = VIN -0.2V | | 4 | 10 | μA |
| V _{REF} | Internal Reference Voltage | Measured on ADJ pin with pin floating | | 1.25 | _ | V |
| $\Delta V_{REF} / \Delta T$ | Temperature Coefficient of VREF | - | | 50 | — | ppm/°C |
| Vadj | External Control Voltage Range on ADJ Pin for DC Brightness Control (Note 10) | - | 0.3 | 7 | 2.5 | V |
| VADJoff | DC Voltage on ADJ Pin to Switch Device from Active (On) State to Quiescent (Off) State | VADJ falling | 0.15 | 0.20 | 0.27 | V |
| V _{ADJon} | DC Voltage on ADJ Pin to Switch Device from Quiescent (Off) State to Active (On) State | V _{ADJ} rising | 0.20 | 0.25 | 0.30 | V |
| R _{ADJ} | Resistance between ADJ Pin and V_{REF} | 0 < Vadj < Vref Vadj > Vref +100mV | 30 10.4 | 50 14.2 | 65 18.0 | kΩ |
| ILXmean | Continuous LX Switch Current | + | | _ | 1 | А |
| R _{LX} | LX Switch 'On' Resistance | @ I _{LX} = 1A | . — | 0.50 | 0.75 | Ω |
| I _{LX(leak)} | LX Switch Leakage Current | | | | 5 | μA |
| Dpwm(lf) | Duty Cycle Range of PWM Signal Applied to ADJ Pin during Low Frequency PWM Dimming Mode | PWM frequency < 300Hz PWM amplitude = VREF Measured on ADJ pin | 0.001 | _ | 1.000 | V |
| | Brightness Control Range | - | _ | 1000:1 | — | |
| DCADJ | DC Brightness Control Range | (Note 12) | — | 5:1 | — | — |
| tss | Soft-start Time | Time taken for output current to reach 90% of final value after voltage on ADJ pin has risen above 0.3V. Requires external capacitor 22nF. See graphs for more details | _ | 2 | _ | ms |
| f∟x | Operating Frequency (See Graphs for More Details) | ADJ pin floating L = 68µH (0.2V) Iout = 1A @ VLED = 3.6V Driving 3 LEDs | _ | 260 | _ | kHz |
| tONmin | Minimum Switch 'ON' Time | LX switch 'ON' | — | 130 | — | ns |
| tOFFmin | Minimum Switch 'OFF' Time | LX switch 'OFF' | _ | 70 | _ | ns |

Electrical Characteristics (Test conditions: (@ VIN = 24V, TA = +25°C, unless otherwise specified.))

 10. 100% brightness corresponds to V_{ADJ} = V_{ADJ(nom)} = V_{REF}. Driving the ADJ pin above V_{REF} will increase the V_{SENSE} threshold and output current proportionally.
 11. Static current of device is approximately 700µA, see graph, Page 15.
 12. Ratio of maximum brightness to minimum brightness before shutdown V_{REF} = 1.25/0.3. V_{REF} externally driven to 2.5V, ratio 10:1. Notes:



Device Description

The device, in conjunction with the coil (L1) and current sense resistor (Rs), forms a self-oscillating continuous-mode buck converter.

Device Operation

(Refer to Figure 1 Block diagram and Figure 2 Operating waveforms)



Operation can be understood by assuming that the ADJ pin of the device is unconnected and the voltage on this pin (V_{ADJ}) appears directly at the (+) input of the comparator.

When input voltage V_{IN} is first applied, the initial current in L1 and Rs is zero and there is no output from the current sense circuit. Under this condition, the (-) input to the comparator is at ground and its output is high. This turns MN on and switches the LX pin low, causing current to flow from V_{IN} to ground, via Rs, L1 and the LED(s). The current rises at a rate determined by V_{IN} and L1 to produce a voltage ramp (V_{SENSE}) across Rs. The supply referred voltage V_{SENSE} is forced across internal resistor R1 by the current sense circuit and produces a proportional current in internal resistors R2 and R3. This produces a ground referred rising voltage at the (-) input of the comparator. When this reaches the threshold voltage (V_{ADJ}), the comparator output switches low, and MN turns off. The comparator output also drives another NMOS switch, which bypasses internal resistor R3 to provide a controlled amount of hysteresis. The hysteresis is set by R3 to be nominally 15% of V_{ADJ}.

When MN is off, the current in L1 continues to flow via D1 and the LED(s) back to V_{IN} . The current decays at a rate determined by the LED(s) and diode forward voltages to produce a falling voltage at the input of the comparator. When this voltage returns to V_{ADJ} , the comparator output switches high again. This cycle of events repeats, with the comparator input ramping between limits of $V_{ADJ} \pm 15\%$.

Switching Thresholds

With $V_{ADJ} = V_{REF}$, the ratios of R1, R2 and R3 define an average V_{SENSE} switching threshold of 200mV (measured on the I_{SENSE} pin with respect to V_{IN}). The average output current I_{OUTnom} is then defined by this voltage and R_S according to:

 $I_{OUTnom} = 200 \text{mV/R}_{S}$

Nominal ripple current is ±30mV/R_S.



Device Description (continued)

Actual operating waveforms



Adjusting Output Current

The device contains a low pass filter between the ADJ pin and the threshold comparator and an internal current limiting resistor ($50k\Omega$ nom) between ADJ and the internal reference voltage. This allows the ADJ pin to be overdriven with either DC or pulse signals to change the V_{SENSE} switching threshold and adjust the output current.

Details of the different modes of adjusting output current are given in the applications section.

Output Shutdown

The output of the low pass filter drives the shutdown circuit. When the input voltage to this circuit falls below the threshold (0.2V nom.), the internal regulator and the output switch are turned off. The voltage reference remains powered during shutdown to provide the bias current for the shutdown circuit. Quiescent supply current during shutdown is nominally 60µA and switch leakage is below 5µA.



Typical Operating Conditions

































ZXLD1366Q









Application Information

Setting Nominal Average Output Current with External Resistor Rs

The nominal average output current in the LED(s) is determined by the value of the external current sense resistor (Rs) connected between VIN and ISENSE and is given by:

$I_{OUTnom} = 0.2/R_s \text{ for } R_s \ge 0.2\Omega$

The table below gives values of nominal average output current for several preferred values of current sense resistor (Rs) in the typical application circuit shown on page 1:

| Rs (Ω) | Nominal Average Output Current (mA) | |
|--------|--|--|
| 0.20 | 1,000 | |
| 0.27 | 740 | |
| 0.56 | 357 | |

The above values assume that the ADJ pin is floating and at a nominal voltage of V_{REF} (= 1.25V). Note that Rs = 0.2 Ω is the minimum allowed value of sense resistor under these conditions to maintain switch current below the specified maximum value.

It is possible to use different values of Rs if the ADJ pin is driven from an external voltage (see next section).

Output Current Adjustment by External DC Control Voltage

The ADJ pin can be driven by an external DC voltage (V_{ADJ}), as shown, to adjust the output current to a value above or below the nominal average value defined by Rs.



The nominal average output current in this case is given by:

$I_{OUTdc} = (V_{ADJ} / 1.25) \times (0.2/R_s)$ for $0.3 < V_{ADJ} < 2.5V$

Note that the 100% brightness setting corresponds to V_{ADJ} = V_{REF}. When driving the ADJ pin above 1.25V, Rs must be increased in proportion to prevent I_{OUTdc} exceeding 1A maximum.

The input impedance of the ADJ pin is $50k\Omega \pm 25\%$ for voltages below V_{REF} and $14.2k\Omega \pm 25\%$ for voltages above V_{REF} +100mV.

Output Current Adjustment by PWM Control

Directly Driving ADJ Input

A Pulse Width Modulated (PWM) signal with duty cycle DPWM can be applied to the ADJ pin, as shown below, to adjust the output current to a value above or below the nominal average value set by resistor Rs:





Driving the ADJ Input via Open Collector Transistor

The recommended method of driving the ADJ pin and controlling the amplitude of the PWM waveform is to use a small NPN switching transistor as shown below:



This scheme uses the 50k resistor between the ADJ pin and the internal voltage reference as a pull-up resistor for the external transistor.

Driving the ADJ Input from a Microcontroller

Another possibility is to drive the device from the open-drain output of a microcontroller. The diagram below shows one method of doing this:



If the NMOS transistor within the microcontroller has high Gate / Drain capacitance, this arrangement can inject a negative spike into the ADJ input of the ZXLD1366Q and cause erratic operation, but the addition of a Schottky clamp diode (eg Diodes Incorporated SD103CWS) to ground and inclusion of a series resistor (3.3k) will prevent this. See the section on PWM dimming for more details of the various modes of control using high frequency and low frequency PWM signals.

Shutdown Mode

Taking the ADJ pin to a voltage below 0.2V for more than approximately 100µs will turn off the output and supply current to a low standby level of 65µA nominal.

Note that the ADJ pin is not a logic input. Taking the ADJ pin to a voltage above V_{REF} will increase output current above the 100% nominal average value. (See page 15 graphs for details).





Soft-Start

An external capacitor from the ADJ pin to ground will provide a soft-start delay by increasing the time taken for the voltage on this pin to rise to the turn-on threshold and by slowing down the rate of rise of the control voltage at the input of the comparator. Adding capacitance increases this delay by approximately 0.2ms/nF. The graph below shows the variation of soft-start time for different values of capacitor.



Actual Operating Waveform [V_{IN} = 60V, $R_S = 0.2\Omega$, L = 68µH, 22nF on ADJ]

Soft-start operation, LX voltage (CH2) and Output current (CH3) using a 22nF external capacitor on the ADJ pin.





V_{IN} Capacitor Selection

A low ESR capacitor should be used for input decoupling, as the ESR of this capacitor appears in series with the supply source impedance and lowers overall efficiency. This capacitor has to supply the relatively high peak current to the coil and smooth the current ripple on the input supply.

To avoid transients into the IC, the size of the input capacitor will depend on the V_{IN} voltage:

 $V_{IN} = 6$ to 40V, $C_{IN} = 2.2 \mu F$

 $V_{IN} = 40$ to 50V, $C_{IN} = 4.7 \mu F$

 $V_{IN} = 50 \text{ to } 60V, C_{IN} = 10 \mu F$

When the input voltage is close to the output voltage, the input current increases which puts more demand on the input capacitor. The minimum value of 2.2µF may need to be increased to 4.7µF; higher values will improve performance at lower input voltages, especially when the source impedance is high. The input capacitor should be placed as close as possible to the IC.

For maximum stability over temperature and voltage, capacitors with X7R, X5R, or better dielectric is recommended. Capacitors with Y5V dielectric are not suitable for decoupling in this application and should not be used.

When higher voltages are used with the $C_{IN} = 10\mu$ F, an electrolytic capacitor can be used provided that a suitable 1μ F ceramic capacitor is also used and positioned as close to the V_{IN} pin as possible.

A suitable capacitor would be NACEW100M1006.3x8TR13F (NIC Components)

The following web sites are useful when finding alternatives:

www.murata.com www.niccomp.com www.kemet.com

Inductor Selection

Recommended inductor values for the ZXLD1366Q are in the range 68µH to 220µH.

Higher values of inductance are recommended at higher supply voltages in order to minimize errors due to switching delays, which result in increased ripple and lower efficiency. Higher values of inductance also result in a smaller change in output current over the supply voltage range (see graphs pages 7-14). The inductor should be mounted as close to the device as possible with low resistance connections to the LX and VIN pins.

The chosen coil should have a saturation current higher than the peak output current and a continuous current rating above the required mean output current.

Suitable coils for use with the ZXLD1366Q may be selected from the MSS range manufactured by Coilcraft, or the NPIS range manufactured by NIC components. The following websites may be useful in finding suitable components.

www.coilcraft.com www.niccomp.com www.wuerth-elektronik.de

The inductor value should be chosen to maintain operating duty cycle and switch 'on'/'off' time within the specified limits over the supply voltage and load current range.

Figures 3, 4 and 5 (below), can be used to select a recommended inductor based on maintaining the ZXLD1366Q case temperature below +60°C. For detailed performance characteristics for the inductor values 68, 100, 150 and 220µH see graphs on pages 7-14.





Figure 4. ZXLD1366Q Minimum Recommended Inductor (SO-8EP)





Minimum Recommended Inductor

2% Accuracy, <60°C Case Temperature





Diode Selection

For maximum efficiency and performance, the rectifier (D1) should be a fast, low capacitance Schottky diode* with low reverse leakage at the maximum operating voltage and temperature.

They also provide better efficiency than silicon diodes, due to a combination of lower forward voltage and reduced recovery time.

It is important to select parts with a peak current rating above the peak coil current and a continuous current rating higher than the maximum output load current. It is very important to consider the reverse leakage of the diode when operating above +85°C. Excess leakage will increase the power dissipation in the device and if close to the load may create a thermal runaway condition.

The higher forward voltage and overshoot due to reverse-recovery time in silicon diodes will increase the peak voltage on the LX output. If a silicon diode is used, care should be taken to ensure that the total voltage appearing on the LX pin including supply ripple, does not exceed the specified maximum value.

*A suitable Schottky diode would be PDS3100Q (Diodes Incorporated)



Reducing Output Ripple

Peak-to-peak ripple current in the LED(s) can be reduced if required, by shunting a capacitor Cled across the LED(s) as shown below:



Figure 6. Reduced Output Ripple

A value of 1µF will reduce the supply ripple current by a factor of three (approximately). Proportionally, lower ripple can be achieved with higher capacitor values. Note that the capacitor will not affect operating frequency or efficiency, but will increase startup delay by reducing the rate of rise of LED voltage.

By adding this capacitor, the current waveform through the LED(s) changes from a triangular ramp to a more sinusoidal version without altering the mean current value.

Operation at Low Supply Voltage

Below the undervoltage lockout threshold (V_{SD}), the drive to the output transistor is turned off to prevent device operation with excessive onresistance of the output transistor. The output transistor is not fully enhanced until the supply voltage exceeds approximately 17V. At supply voltages between V_{SD} and 17V, care must be taken to avoid excessive power dissipation due to the on-resistance.

Note that when driving loads of two or more LEDs, the forward drop will normally be sufficient to prevent the device from switching below approximately 6V. This will minimize the risk of damage to the device.



Thermal Considerations

When operating the device at high ambient temperatures, or when driving maximum load current, care must be taken to avoid exceeding the package power dissipation limits. The graph below gives details for power derating. This assumes the device to be mounted on a 25mm² PCB with 1oz copper standing in still air.



Note that the device power dissipation will most often be a maximum at minimum supply voltage. It will also increase if the efficiency of the circuit is low. This may result from the use of unsuitable coils, or excessive parasitic output capacitance on the switch output.

In order to maximize the thermal capabilities of the SO-8EP package, thermal vias should be incorporated into the PCB. See figure 7 for examples used in the ZXLD1366Q evaluation boards.



Figure 7. Suggested Layout for SO-8EP Package

Vias ensure an effective path to the ground plane for the heat flow therefore reducing the thermal impedance between junction and ambient temperature. Diodes Incorporated came to the conclusion that the compromise is reached by using more than 10 vias with 1mm of diameter and a 0.5 hole size.

The use of vias for the TSOT25 package should also be implemented to guarantee an effective thermal path.



Thermal Compensation of Output Current

High luminance LEDs often need to be supplied with a temperature compensated current in order to maintain stable and reliable operation at all drive levels. The LEDs are usually mounted remotely from the device so, for this reason, the temperature coefficients of the internal circuits for the ZXLD1366Q is optimized to minimize the change in output current when no compensation is employed. If output current compensation is required, it is possible to use an external temperature sensing network normally, using Negative Temperature Coefficient (NTC) thermistors and/or diodes, mounted very close to the LED(s). The output of the sensing network can be used to drive the ADJ pin in order to reduce output current with increasing temperature.

Layout Considerations

LX Pin

The LX pin of the device is a fast switching node, so PCB tracks should be kept as short as possible. To minimize ground 'bounce', the ground pin of the device should be soldered directly to the ground plane.

Coil and Decoupling Capacitors and Current Sense Resistor

It is particularly important to mount the coil and the input decoupling capacitor as close to the device pins as possible to minimize parasitic resistance and inductance, which will degrade efficiency. It is also important to minimize any track resistance in series with current sense resistor Rs. It is best to connect V_{IN} directly to one end of Rs and IseNSE directly to the opposite end of Rs with no other currents flowing in these tracks. It is important that the cathode current of the Schottky diode does not flow in a track between Rs and V_{IN} as this may give an apparent higher measure of current than is actually present, because of track resistance.

ADJ Pin

The ADJ pin is a high-impedance input for voltages up to 1.35V, so when left floating, PCB tracks to this pin should be as short as possible to reduce noise pickup. A 100nF capacitor from the ADJ pin to ground will reduce frequency modulation of the output under these conditions. An additional series $3.3k\Omega$ resistor can also be used when driving the ADJ pin from an external circuit. This resistor will provide filtering for low-frequency noise and provide protection against high-voltage transients.



High-Voltage Tracks

Avoid running any high-voltage tracks close to the ADJ pin to reduce the risk of leakage currents due to board contamination. The ADJ pin is softclamped for voltages above 1.35V to desensitize it to leakage that might raise the ADJ pin voltage and cause excessive output current. However, a ground ring placed around the ADJ pin is recommended to minimize changes in output current under these conditions.

Evaluation PCB

ZXLD1366Q evaluation boards are available upon request. Terminals allow users to interface the boards to their preferred LED products.



Dimming Output Current Using PWM

Low Frequency PWM Mode

When the ADJ pin is driven with a low frequency PWM signal (eg 100Hz), with a high-level voltage V_{ADJ} and a low level of zero, the output of the internal low-pass filter will swing between 0V and V_{ADJ}, causing the input to the shutdown circuit to fall below its turn-off threshold (200mV nom), when the ADJ pin is low. This will cause the output current to be switched on and off at the PWM frequency, resulting in an average output current loUTavg proportional to the PWM duty cycle.

(See Figure 8 - Low frequency PWM operating waveforms).

The average value of output current in this mode is given by:

IOUTavg 0.2DPWM/Rs [for DPWM >0.001]

This mode is preferable if optimum LED 'whiteness' is required. It will also provide the widest possible dimming range (approx. 1000:1) and higher efficiency at the expense of greater output ripple.





Fault Condition Operation

The ZXLD1366Q has by default, open LED protection. If the LEDs should become open circuit, the ZXLD1366Q will stop oscillating; the Isense pin will rise to V_{IN} and the LX pin will then fall to GND. No excessive voltages will be seen by the ZXLD1366Q.

If the LEDs should become shorted together, the ZXLD1366Q will continue to switch, however, the duty cycle at which it will operate will change dramatically and the switching frequency will most likely decrease. The on-time of the internal power MOSFET switch will be significantly reduced because almost all of the input voltage is now developed across the inductor. The off-time will be significantly increased because the reverse voltage across the inductor is now just the Schottky diode voltage (See Figure 9) causing a much slower decay in inductor current. During this condition, the inductor current will remain within its controlled levels and so no excessive heat will be generated within the ZXLD1366Q.



Figure 9. Switching Characteristics (Normal Open to Short LED Chain)



Ordering Information (Notes 13 and 14)





Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

1) Package Type : TSOT25



| TSOT25 | | | | | | | |
|--------|--------|-------------|------|--|--|--|--|
| Dim | Min | Min Max Typ | | | | | |
| Α | - | 1.00 | - | | | | |
| A1 | 0.01 | 0.10 | - | | | | |
| A2 | 0.84 | 0.90 | - | | | | |
| b | 0.30 | 0.45 | - | | | | |
| С | 0.12 | 0.20 | - | | | | |
| D | - | | 2.90 | | | | |
| E | - | - | 2.80 | | | | |
| E1 | - | 1 | 1.60 | | | | |
| е | | 0.95 BS | - | | | | |
| e1 | | 1.90 BS | 0 | | | | |
| L | 0.30 | 0.50 | - | | | | |
| L2 | (| 0.25 BS | | | | | |
| θ | 0° | 8° | 4° | | | | |
| θ1 | 4° | 12° | - | | | | |
| All C | Dimens | ions in | mm | | | | |

2) Package Type: V-DFN3030-6



3) Package Type: SO-8EP



| V-DFN3030-6 | | | | | | |
|-------------|-------|----------|-------|--|--|--|
| Dim | Min | Max | Тур | | | |
| Α | 0.80 | 0.90 | 0.85 | | | |
| A1 | 0 | 0.05 | - | | | |
| A3 | - | - | 0.203 | | | |
| b | 0.30 | 0.40 | 0.35 | | | |
| D | 2.95 | 3.05 | 3.00 | | | |
| D2 | 1.95 | 2.05 | 2.00 | | | |
| Е | 2.95 | 3.05 | 3.00 | | | |
| E2 | 1.15 | 1.25 | 1.20 | | | |
| е | - | - | 0.95 | | | |
| e1 | - | - | 1.90 | | | |
| L | 0.45 | 0.55 | 0.50 | | | |
| All | Dimen | sions in | mm | | | |

| SO-8EP | | | | | |
|--------|-------|--------|------|--|--|
| Dim | Min | Max | Тур | | |
| Α | 1.40 | 1.50 | 1.45 | | |
| A1 | 0.00 | 0.13 | - | | |
| b | 0.30 | 0.50 | 0.40 | | |
| С | 0.15 | 0.25 | 0.20 | | |
| D | 4.85 | 4.95 | 4.90 | | |
| Е | 3.80 | 3.90 | 3.85 | | |
| E0 | 3.85 | 3.95 | 3.90 | | |
| E1 | 5.90 | 6.10 | 6.00 | | |
| е | - | - | 1.27 | | |
| F | 2.75 | 3.35 | 3.05 | | |
| н | 2.11 | 2.71 | 2.41 | | |
| L | 0.62 | 0.82 | 0.72 | | |
| Ν | - | - | 0.35 | | |
| Q | 0.60 | 0.70 | 0.65 | | |
| All Di | mensi | ons in | mm | | |



Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

1) Package Type : TSOT25



2) Package Type: V-DFN3030-6



С

Х

| Dimensions | Value (in mm) |
|------------|---------------|
| С | 0.950 |
| Х | 0.700 |
| Y | 1.000 |
| Y1 | 3.199 |
| | |

| Dimensions | Value (in mm) | | |
|------------|------------------|--|--|
| Dimensions | | | |
| C | 0.950 | | |
| X | 0.450 | | |
| X1 | 2.100 | | |
| Y | 0.630 | | |
| Y1 | 1.300 | | |
| Y2 | 3.160 | | |

3) Package Type: SO-8EP

Y2

| | Dime |
|------|------|
| | |
| | × |
| |) |
| - x1 | Y |
| | ١ |
| | |

| Dimensions | Value |
|------------|---------|
| | (in mm) |
| С | 1.270 |
| Х | 0.802 |
| X1 | 3.502 |
| X2 | 4.612 |
| Y | 1.505 |
| Y1 | 2.613 |
| Y2 | 6.500 |



IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<u>https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales</u>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/important-notice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners. © 2024 Diodes Incorporated. All Rights Reserved.

www.diodes.com