

Data Sheet

ADuM4195-1

# Isolated Amplifier with Fixed Gain and Single-Ended Output

#### **FEATURES**

- ▶ Wide input/output range 0.25 V to 4.3 V (typ)
- High-impedance input for isolated voltage measurement
- Fixed gain = 1
- ▶ Low offset error and drift: ±5 mV (max) at 25°C and −22 µV/°C (typ)
- Low gain error and drift: ±0.5% (max) and ±42 ppm/°C (max)
- Voltage-supply range
  - ▶ V<sub>DD1</sub>: 4.5 V to 5.5 V
  - ▶ V<sub>DD2</sub>: 4.5 V to 5.5 V
- ▶ Bandwidth: 210 kHz
- ▶ Isolation voltage: 5000 V rms
- ► Safety and regulatory approvals
  - ▶ UL 1577
  - V<sub>ISO</sub> = 5000 V rms for 1 minute
  - IEC / EN / CSA 62368-1 (pending)
  - DIN EN IEC 60747-17 (VDE 0884-17) (pending)
    - V<sub>IORM</sub> = 1401 V peak
- ▶ Wide temperature range
  - ► -40°C to +125°C ambient operation
  - 150°C maximum junction temperature
- AEC-Q100 qualified for automotive applications

#### FUNCTIONAL BLOCK DIAGRAM

#### **APPLICATIONS**

- Inverters
- DC-DC converter
- On-board chargers

#### **GENERAL DESCRIPTION**

The ADuM4195-1<sup>1</sup> is an isolation amplifier based on Analog Devices, Inc., *i*Coupler<sup>®</sup> technology. The ADuM4195-1 has very low offset and gain error, making it ideal for many isolated voltage sensing applications.

Unlike optocoupler-based solutions, which have an uncertain current transfer ratio over a lifetime and is unstable at high temperatures, the ADuM4195-1 transfer function does not change over its lifetime, and is stable over a wide temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

The ADuM4195-1 has been certified to provide galvanic isolation up to 5 kV rms according to UL1577.

The ADuM4195-1 is packaged in a small 8-lead wide body SOIC package with increased creepage.



Protected by U.S. Patents 5,952,849, 6,873,065, and 7,075,329. Other patents are pending.

Rev. B



Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. All Analog Devices products contained herein are subject to release and availability.

## TABLE OF CONTENTS

	•
Applications1	1
General Description1	1
Functional Block Diagram1	1
Specifications	3
Package Characteristics	1
Regulatory Information	1
Insulation and Safety Related Specifications4	1
Recommended Operating Conditions	5
DIN EN IEC 60747-17 (VDE 0884-17)	
Insulation Characteristics (Pending)	5
Absolute Maximum Ratings	7
Thermal Resistance	7
ESD Caution	7

Pin Configuration and Function Descriptions	8
Typical Performance Characteristics	9
Theory of Operation	13
Applications Information	14
Application Block Diagram	14
Design Example	14
Dealing with Parasitic Capacitances	14
DC Correctness and Magnetic Field	
Immunity	14
Layout Considerations	15
Outline Dimensions	16
Ordering Guide	16
Evaluation Board	16
Automotive Products	16

#### **REVISION HISTORY**

## 3/2025—Rev. A to Rev. B

Changes to Features Section	1
Changed to Regulatory Information (Pending) Section to Regulatory Information Section	4
Changes to Regulatory Information (Pending) Section and Table 3	4
Changes to Table 4.	4
Changed DIN V VDE V 0884-11 (VDE V 0884-11) Insulation Characteristics (Pending) Section to DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics (Pending) Section	5
Changes to DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics (Pending) Section, Table 6, and Figure 2 Caption.	5

#### 5/2023—Rev. 0 to Rev. A

Changed V RMS to V rms (Throughout)	1
Changes to Features Section	. 1
Changes to Input-Bias Current Parameter and Note 1 to Note 4, Table 1	3
Changes to Table 10	8

## 1/2023—Revision 0: Initial Version

 $V_{DD1} = V_{DD2} = 4.5$  V to 5.5 V for  $T_A = T_{MIN}$  to  $T_{MAX}$ . All typical specifications are at  $T_A = 25^{\circ}$ C and  $V_{DD1} = V_{DD2} = 5$  V, unless otherwise noted.

#### Table 1. Specifications

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT CHARACTERISTICS					
Input Voltage Range	$V_{IN} < V_{DD2}$	0.0		V <sub>DD2</sub>	V
Input Resistance			1		GΩ
Input Capacitance			5		pF
Input-Bias Current <sup>1</sup>	V <sub>IN</sub> = 2.5 V, T <sub>A</sub> = 25°C	-0.2		+0.2	nA
Input-Bias Current Drift <sup>1</sup>		15		25	pA/°C
OUTPUT CHARACTERISTICS					
Linear Output Voltage Range <sup>2</sup>		0.25		V <sub>DD2</sub> - 0.7	V
Output Offset Voltage	V <sub>OUT</sub> – V <sub>IN</sub> , T <sub>A</sub> = 25°C, V <sub>IN</sub> = 2.5 V	-5.0		+5.0	mV
Output Offset Drift	$V_{IN} = 2.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		-22		μV/°C
Output Gain <sup>3</sup>			1		
Output Gain Error		-0.5		+0.5	%
Output Gain Drift		-42		+42	ppm/°C
Output −3 dB Bandwidth			210		kHz
Output Delay	50% input to 50% output within $V_{IN}$ = 1 V to 4 V		3		μs
Output Rise and Fall Time	10% to 90% within $V_{IN}$ = 1 V to 4 V		2		μs
Output Noise	Over 100 kHz		540		μV rms
	Over 200 kHz		1		mV rms
Signal-to-Noise Ratio (SNR)	f <sub>IN</sub> = 1 kHz, bandwidth = 100 kHz		69		dB
	f <sub>IN</sub> = 1 kHz, bandwidth = 200 kHz		64		dB
Signal-to-Noise and Distortion (SINAD) Ratio	f <sub>IN</sub> = 1 kHz, bandwidth = 100 kHz		57		dB
	f <sub>IN</sub> = 1 kHz, bandwidth = 200 kHz		56		dB
Total Harmonic Distortion Plus Noise (THD + N) Ratio	f <sub>IN</sub> = 1 kHz, bandwidth = 100 kHz		-54		dB
,	f <sub>IN</sub> = 1 kHz, bandwidth = 200 kHz		-56		dB
Power-Supply Rejection Ratio (PSRR)	DC, $V_{DD1} = V_{DD2} = 4.5 V$ to 5.5 V		-60		dB
Output Resistive Load		10			kΩ
Output Capacitive-Load				100	pF
Common-Mode Transient Immunity (CMTI) <sup>1, 4</sup>	CMTI,  GND <sub>1</sub> – GND <sub>2</sub>   = 1.5 kV	100	150		kV/µs
POWER SUPPLY					
Side 1 Operating Range	V <sub>DD1</sub>	4.5	5.0	5.5	V
Undervoltage Lockout (UVLO) Positive Going Threshold			4.2		V
UVLO Negative Going Threshold			4.0		V
Side 2 Operating Range	V <sub>DD2</sub>	4.5	5.0	5.5	V
UVLO Positive Going Threshold			4.2		V
UVLO Negative Going Threshold			4.0		V
V <sub>OUT</sub> Impedance	V <sub>DD1</sub> = 5 V, V <sub>DD2</sub> < UVLO threshold		35		Ω
	V <sub>DD1</sub> < UVLO threshold		3.7		kΩ
Supply Current					
I <sub>DD1</sub>			4.1	4.9	mA
I <sub>DD2</sub>			5.9	7.3	mA
SHUTDOWN INPUT					
Operating Range		0.0		V <sub>DD2</sub>	V
V <sub>SHTD</sub> Hiah		3.0			V

#### Table 1. Specifications (Continued)

Parameter	Test Conditions/Comments	Min	Тур	Мах	Unit
V <sub>SHTD</sub> Low				2.2	V

<sup>1</sup> Guaranteed by design and characterization. Not production tested.

 $^2~$  For a maximum deviation of ±1.25% from the best-fit line over the specified input range of 1 V to 3.5 V.

<sup>3</sup> Output gain is defined as the slope of the best-fit line over the specified input range, with the offset error adjusted out.

<sup>4</sup> CMTI error is an output disturbance greater than 100 mV lasting more than 2 µs.

## PACKAGE CHARACTERISTICS

#### Table 2. Package Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
RESISTANCE						
Input-to-Output <sup>1</sup>	R <sub>I-0</sub>		10 <sup>13</sup>		Ω	
CAPACITANCE						
Input-to-Output <sup>1</sup>	C <sub>I-O</sub>		2.2		pF	f = 1 MHz
Input Capacitance <sup>2</sup>	CI		4.0		pF	

<sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

<sup>2</sup> Input capacitance is from any input pin to ground.

#### **REGULATORY INFORMATION**

The certification approvals are listed in Table 3.

#### Table 3. Regulatory Information

UL	CSA (Pending)	CQC (Pending)	VDE (Pending)
UL 1577 <sup>1</sup>	IEC / EN / CSA 62368-1	CQC GB4943.1	DIN EN IEC 60747-17 (VDE 0884-17) <sup>2</sup>
Single Protection, 5000 V rms	Basic insulation, 600 V rms	Basic insulation, 600 V rms	Reinforced insulation, 1401 V peak
	Reinforced insulation, 300 V rms	Reinforced insulation, 300 V rms	
File E214100	File (pending)	Certificate No. (pending)	Certificate No. (pending)

<sup>1</sup> In accordance with UL 1577, each ADuM4195-1 is proof tested by applying an insulation test voltage  $\geq$  6000 V rms for 1 sec (current leakage detection limit = 5 µA).

<sup>2</sup> In accordance with DIN EN IEC 60747-17 (VDE 0884-17), each ADuM4195-1 is proof tested by applying an insulation test voltage ≥ 2627 V peak for 1 sec (partial discharge detection limit = 5 pC).

### INSULATION AND SAFETY RELATED SPECIFICATIONS

#### Table 4. Insulation and Safety Related Specifications

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		5000	V rms	1 minute duration
Minimum External Air Gap (Clearance) <sup>1, 2</sup>	L (I01)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage) <sup>1</sup>	L (I02)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		42	μm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index) <sup>3</sup>	CTI	>600	V	DIN IEC 112/VDE 0303, Part 1
Material Group		1		Material Group DIN VDE 0110, 1/89, Table 1

- <sup>1</sup> In accordance with IEC 62368-1 / IEC 60601-1 guidelines for the measurement of creepage and clearance distances for a pollution degree of 2 and altitudes ≤2000 m.
- <sup>2</sup> Consideration must be given to pad layout to ensure the minimum required distance for clearance is maintained.
- <sup>3</sup> CTI rating for the ADuM4195-1 is >600 V and a Material Group I isolation group.

### **RECOMMENDED OPERATING CONDITIONS**

#### Table 5. Recommended Operating Conditions

Parameter	Symbol	Min	Мах	Unit
OPERATING TEMPERATURE	T <sub>A</sub>	-40	+125	°C
SUPPLY VOLTAGES <sup>1</sup>	V <sub>DD1</sub> , V <sub>DD2</sub>	4.5	5.5	V

<sup>1</sup> All voltages are relative to their respective grounds.

#### DIN EN IEC 60747-17 (VDE 0884-17) INSULATION CHARACTERISTICS (PENDING)

These isolators are suitable for reinforced isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The asterisk (\*) marking branded on the package denotes DIN EN IEC 60747-17 (VDE 0884-17) approval.

#### Table 6. DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to III	
For Rated Mains Voltage ≤ 400 V rms			I to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Repetitive Isolation Voltage		VIORM	1401	V peak
Maximum Working Insulation Voltage		VIOWM	991	V rms
Input-to-Output Test Voltage, Method B1	$V_{\rm IORM}$ × 1.875 = $V_{\rm PD~(M)},$ 100% production test, $t_{\rm INI}$ = $t_{\rm M}$ = 1 sec, partial discharge < 5 pC	V <sub>PD (M)</sub>	2627	V peak
Input-to-Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{\text{IORM}}$ × 1.6 = $V_{\text{PD}~(\text{M})},$ $t_{\text{INI}}$ = 60 sec, $t_{\text{M}}$ = 10 sec, partial discharge < 5 pC	V <sub>PD (M)</sub>	2242	V peak
After Input or Safety Test Subgroup 2 and Subgroup 3	$V_{\text{IORM}}$ × 1.2 = $V_{\text{PD}~(\text{M})},$ $t_{\text{INI}}$ = 60 sec, $t_{\text{M}}$ = 10 sec, partial discharge < 5 pC	V <sub>PD (M)</sub>	1681	V peak
Maximum Transient Isolation Voltage	V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production)	VIOTM	7000	V peak
Maximum Impulse Voltage	Surge voltage in air, waveform per IEC 61000-4-5	VIMP	7000	V peak
Withstand Isolation Voltage	1 minute withstand rating	V <sub>ISO</sub>	5000	V rms
Maximum Surge Isolation Voltage	$V_{\text{TEST}} \ge 1.3 \times V_{\text{IMP}}$ (sample test), tested in oil, waveform per IEC 61000-4-5	V <sub>IOSM</sub>	12800	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Case Temperature		T <sub>S</sub>	150	°C
Safety Total Dissipated Power		Ps	1.5	W
Insulation Resistance at $T_S$	V <sub>IO</sub> = 500 V	R <sub>S</sub>	>10 <sup>9</sup>	Ω



Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, DIN EN IEC 60747-17 (VDE 0884-17)

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 7.

Parameter	Rating
Supply Voltages	
V <sub>DD1</sub> , V <sub>DD2</sub> <sup>1</sup>	-0.5 V to +7.0 V
Input Voltages	
V <sub>IN</sub> , SHTD <sup>1</sup>	-0.5 V to V <sub>DD2</sub> + 0.5 V
Output Voltage	
V <sub>OUT</sub> <sup>1</sup>	-0.5 V to V <sub>DD1</sub> + 0.5 V
Output Current per Output Pin	-11 mA to +11 mA
Temperature	
Storage Temperature (T <sub>ST</sub> ) Range	-65°C to +150°C
T <sub>A</sub> Operating Range	-40°C to +125°C
T <sub>J</sub> Range	-40°C to +150°C
Common-Mode Transients <sup>2</sup>	−200 kV/µs to +200 kV/µs

<sup>1</sup> All voltages are relative to their respective grounds.

<sup>2</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latchup or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operation environment. Close attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{JC}$  is the junction to case thermal resistance.

#### Table 8. Thermal Resistance

Package Type <sup>1</sup>	$\theta_{JA}$	θ <sub>JC</sub>	Unit
RI-8-1	83	34	°C/W

<sup>1</sup> Thermocouple is located at the center of the package underside.

The maximum continuous working voltage refers to continuous voltage magnitude imposed across the isolation barrier in Pollution Degree 2 environments.

Devenueter	Deting	Constraint
Parameter	Rating	Constraint
AC Voltage Bipolar Waveform		
Basic Insulation	991 V rms	Basic insulation rating per IEC 60747-17. Accumulative failure rate over lifetime (FROL) ≤ 1000 ppm at 20 years.
Reinforced Insulation	830 V rms	Rating limited by package creepage per IEC 60664-1:2020 in Pollution Degree 2 environment.
DC Voltage Bipolar Waveform		
Basic Insulation	1401 V DC	Rating limited by package creepage per IEC 60664-1:2020 in Pollution Degree 2 environment.
Reinforced Insulation	830 V DC	Rating limited by package creepage per IEC 60664-1:2020 in Pollution Degree 2 environment.

#### . . 147 1 ....

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

#### Table 10. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD2</sub>	Supply Voltage for Side 2 (4.5 V to 5.5 V). Connect a 0.1 µF capacitor and a 1 µF capacitor between V <sub>DD2</sub> and GND <sub>2</sub> .
2	V <sub>IN</sub>	Operational Amplifier (Op Amp) Buffer Input.
3	SHTD	Shutdown Input, Active-High, with Internal Pull-Down Resistor (Typical Value: 100 k $\Omega$ ). SHTD must be actively driven or shorted to GND <sub>2</sub> . Do not leave SHTD floating.
4	GND <sub>2</sub>	Ground Reference for Side 2.
5	GND <sub>1</sub>	Ground Reference for Side 1.
6	NC	No Connect. Connect Pin 6 to GND <sub>1</sub> or V <sub>DD1</sub> . Do not leave Pin 6 floating.
7	V <sub>OUT</sub>	Analog Output Voltage.
8	V <sub>DD1</sub>	Supply Voltage for Side 1 (4.5 V to 5.5 V). Connect a 0.1 µF capacitor and a 1 µF capacitor between V <sub>DD1</sub> and GND <sub>1</sub> .











Figure 6. Output Gain Error vs. V<sub>DD2</sub>











Figure 9. Output Delay vs. Temperature











Figure 12. Output Rise and Fall Time vs. Supply Voltage



Figure 13. Output Noise Density vs. Frequency



Figure 14. PSRR vs. Frequency



Figure 15. Normalized VOUT vs. Load



















Figure 20. V<sub>IN</sub> to V<sub>OUT</sub> Gain Distribution at -40°C



Figure 21. V<sub>IN</sub> to V<sub>OUT</sub> Offset-Voltage Distribution at 25°C, Output Offset-Voltage for V<sub>IN</sub> = 2.5 V



Figure 22.  $V_{IN}$  to  $V_{OUT}$  Offset-Voltage Distribution at 125°C, Output Offset-Voltage for  $V_{IN}$  = 2.5 V



Figure 23.  $V_{IN}$  to  $V_{OUT}$  Offset-Voltage Distribution at -40°C, Output Offset-Voltage for  $V_{IN}$  = 2.5 V



Figure 24. V<sub>OUT</sub> Maximum Non-Linearity Distribution at 25°C, Maximum Non-Linearity Defined Within V<sub>IN</sub> Input Range: 1 V to 3.5 V, as an Absolute Value



Figure 25.  $V_{OUT}$  Maximum Non-Linearity Distribution at 125°C (Maximum Non-Linearity Defined Within  $V_{IN}$  Input Range: 1 V to 3.5 V, as an Absolute Value



Figure 26.  $V_{OUT}$  Maximum Non-Linearity Distribution at -40°C, Maximum Non-Linearity Defined Within  $V_{\rm IN}$  Input Range: 1 V to 3.5 V, as an Absolute Value

# ADuM4195-1

## THEORY OF OPERATION

The ADuM4195-1 is an isolated amplifier (IA) based on Analog Devices, Inc., *i*Coupler<sup>®</sup> technology. The input side of the IA consists of an operational amplifier with input V<sub>IN</sub> and an active-high SHTD pin. A highly linear pulse-width modulation (PWM) compares the output of the operational amplifier to an internal voltage reference and transmits the duty-cycle (ratio) information to the demodulator through a coreless transformer. On the output side of the IA, the demodulator uses the ratio information and an internal reference voltage to reconstruct the output voltage, which is then low-pass filtered, buffered, and presented at output pin as V<sub>OUT</sub>, which follows V<sub>IN</sub> with a fixed gain of 1.

### **APPLICATIONS INFORMATION**

#### **APPLICATION BLOCK DIAGRAM**

Figure 27 shows a typical application for the ADuM4195-1 as an isolated voltage monitor. It offers unique linearity, high commonmode noise immunity, low gain errors, and temperature drift. These features make it a robust and high performance isolated amplifier for industrial applications with high-voltage sensing required.

The high-voltage bus is sensed through voltage-divider R1 and voltage-divider R2. As the IA acts as a unity-gain amplifier, the voltage at  $V_{OUT}$  is equal to the sensed bus voltage multiplied by the voltage-divider ratio. Due to the very high input impedance of the  $V_{IN}$  pin, the current through the resistive divider can be kept low without sacrificing accuracy, therefore allowing for low-power dissipation on the resistors. For very high voltages on the bus voltage however, possible pollution on the PCB must also be taken into consideration when planning to design for low input currents. Also, protective elements (such as diodes or Zener-diodes) in parallel with the voltage-divider R2 can negatively affect the accuracy of the voltage divider and must be selected for the lowest reverse leakage currents over the desired temperature range. In such a case, a capacitive protection method as shown in Figure 27 may be a more viable approach.



Figure 27. DC Bus Voltage Monitoring Using ADuM4195-1

#### **DESIGN EXAMPLE**

For a typical DC bus voltage monitoring application as shown in Figure 27, the following design procedure can be used:

#### Table 11. Example Design Parameters

Parameter	Value	Comment
V <sub>DD2</sub> (min)	5.0 VDC	Lowest V <sub>DD2</sub> supply
VBUS (max)	1000 VDC	Highest expected bus voltage
I <sub>DIV</sub>	500 µA	Limit power loss in divider to 0.5 W

Determine the  $V_{DD2}\ (min)$  in your system. This in turn determines the maximum  $V_{IN}\ (max)$  that can be linearly transmitted across the isolation barrier.

$$V_{IN}$$
 (max) =  $V_{DD2}$  (min) – 0.7 V = 5.0 V – 0.7 V = 4.3 V (1)

Determine the ratio 1/K of the voltage divider R1 and the voltage divider R2 for a given maximum of the VBUS (max), so that 1/K is about 0 to 10% larger than the VBUS (max)/ $V_{IN}$  (max).

For the given  $I_{\text{DIV}},$  the minimum divider input resistance  $R_{\text{IN}}$  must meet as

$$R_{IN} = (R1 + R2) > VBUS (max)/I_{DIV} = 1 \text{ kVDC/500 } \mu\text{A} = 2$$
(4)

Also, the ratio of R1 and R2 can be expressed as

$$R1/R2 = (1/K) - 1 = 231.558 \dots 254.814$$
 (5)

Thus, when selecting R1 as two 1  $M\Omega$  high-voltage resistors in a series, R2 can be calculated as

$$R2 = 2 M\Omega \times K = 8.6 k\Omega \dots 7.82 k\Omega$$
(6)

The divider's output resistance ( $R_{OUT}$ ) with the input-bias current ( $I_{BIAS}$ ) defines the amount of bias error, which adds to the total error of the system. Avoid bias error by selecting R1 and R2 so that

$$R_{OUT} = R1 ||R2 < 100 k\Omega$$
 (7)

With the previous calculated resistors R1 and R2,

$$R_{OUT} = 2 M\Omega ||7.82 k\Omega = 7.8 k\Omega,$$
 (8)

which is well below the limit for R<sub>OUT</sub>.

#### DEALING WITH PARASITIC CAPACITANCES

When monitoring very high bus voltages, the parasitic capacitances of R1 can impose a risk of overvoltage spikes on the  $V_{IN}$  during switching events on the VBUS. Therefore, it is recommended to connect the compensation capacitor C2 in parallel to R2. The proper compensation for the flat frequency response of the voltage divider is achieved by selecting C2 such that

$$C2 = R1 \times C1/R2$$
 (9)

The value of C2 is not critical but must be selected slightly higher than the calculated value to suppress any overshoot on the V<sub>IN</sub> during switching events on the VBUS. For the previous design example, with R1 = 2 M $\Omega$  and R2 = 8.6 k $\Omega$ , and an estimated parasitic capacitance C1 of approximately 10 pF, the compensation capacitance necessary for C2 becomes

 $C2 \ge 2 M\Omega \times 10 \text{ pF}/8.6 \text{ k}\Omega = 2.3 \text{ nF}$ 

(10)

#### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder through the transformer. The decoder is bistable and is either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 1  $\mu$ s at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure DC correctness at the output. If the decoder receives no internal pulses for more than approximately 3  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default high-impedance state by the watchdog timer circuit. In addition, the outputs are in a default high-impedance state while the power is increasing before the UVLO threshold is

#### **APPLICATIONS INFORMATION**

crossed. The ADuM4195-1 is immune to external magnetic fields. The limitation on the ADuM4195-1 magnetic field immunity is set by the condition whereby induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 4.5 V operating condition of the ADuM4195-1 is examined because it represents the most susceptible mode of operation. The decoder can tolerate up to 1.6 V noise induced by an external magnetic field. Assuming that there is 50% margin, the decoder can safely operate with up to 0.8 V induced noise. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \Sigma \pi r_n^2, n = 1, 2, ..., N$$
(11)

where:

 $\beta$  is the magnetic field strength (Gs).  $r_n$  is the radius of the nth turn in the receiving coil (cm). *N* is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM4195-1 and an imposed requirement that the induced voltage be, at most, 50% of the 1.6 V threshold at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 28.



Figure 28. Maximum Allowable External Magnetic Field Strength

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 8 kGs induces a voltage of 0.8 V at the receiving coil. This is approximately 50% of the decoder threshold and does not cause a faulty output transition. The preceding magnetic field strength values correspond to specific current magnitudes at given distances away from the ADuM4195-1 transformers. Figure 29 shows these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 29, the ADuM4195-1 is immune and can be affected only by extremely large currents operating at a high frequency very close to the component. For the 1 MHz example, a 20 kA current must be placed 5 mm away from the ADuM4195-1 to affect the operation of the device.



Figure 29. Maximum Allowable Current for Various Current-to-ADuM4195-1 Spacings

#### LAYOUT CONSIDERATIONS

 $V_{DD1}$  and  $V_{DD2}$  must be decoupled to their respective  $GND_1$  and  $GND_2$  with capacitors of at least 1  $\mu F$  in parallel with 100 nF. In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. To fully use the specified isolation properties of the ADuM4195-1, the top and bottom copper layers of the PCB must not reach underneath the package but instead must only reach as far as the solder-pad area. Place any decoupling used as close to the supply pins as possible. See Figure 30 for component placement suggestion.



Figure 30. Placement of Decoupling Capacitors, Ground Plane GND<sub>1</sub>, and Ground Plane GND<sub>2</sub>

## **OUTLINE DIMENSIONS**

Package Drawing (Option)	Package Type	Package Description
RI-8-1	SOIC_IC	8-Lead Standard Small Outline Package

For the latest package outline information and land patterns (footprints), go to Package Index.

Updated: December 13, 2022

#### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Packing Quantity	Package Option
ADUM4195-1BRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Tube, 80	RI-8-1
ADUM4195-1BRIZ-R7	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 400	RI-8-1
ADUM4195-1WBRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Tube, 80	RI-8-1
ADUM4195-1WBRIZ-R7	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 400	RI-8-1

<sup>1</sup> Z = RoHS Compliant Part.

<sup>2</sup> W = Qualified for Automotive Applications.

#### **EVALUATION BOARD**

Model <sup>1</sup>	Description
EVAL-ADuM4195-1EBZ	Evaluation Board

<sup>1</sup> Z = RoHS Compliant Part.

### **AUTOMOTIVE PRODUCTS**

The ADuM4195-1W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

