











SBAS737A -AUGUST 2015-REVISED MAY 2016

AFE58JD16

AFE58JD16 16-Channel Ultrasound AFE with 90-mW/Channel Power, 1-nV/\(\sqrt{Hz}\) Noise, 14-Bit, 65-MSPS or 12-Bit, 80-MSPS ADC and Passive CW Mixer

1 Features

- 16-Channel, AFE for Ultrasound Applications:
 - Input Attenuator, LNA, LPF, ADC, and CW Mixer
 - Digital Time Gain Compensation (DTGC)
 - Total Gain Range: 6 dB to 45 dB
 - Linear Input Range: 1 V_{PP}
- Input Attenuator with DTGC:
 - 8-dB to 0-dB Attenuation with 0.125-dB Step
 - Supports Matched Impedance for:
 - 50- Ω to 800- Ω Source Impedance
- Low-Noise Amplifier (LNA) with DTGC:
 - 14-dB to 45-dB Gain with 0.125-dB Step
 - Low Input Current Noise: 1.2 pA/√Hz
- 3rd-Order, Linear-Phase, Low-Pass Filter (LPF):
 - 10 MHz, 15 MHz, 20 MHz, and 25 MHz
- Analog-to-Digital Converter (ADC):
 - 14-Bit ADC: 75-dBFS SNR at 65 MSPS
 - 12-Bit ADC: 72-dBFS SNR at 80 MSPS
- LVDS Interface with a Maximum Speed Up to 1 GBPS
- · Optimized for Noise and Power:
 - 90 mW/Ch at 1 nV/ \sqrt{Hz} , 65 MSPS
 - 55 mW/Ch at 1.45 nV/√Hz, 40 MSPS
 - 59 mW/Ch in CW Mode
- Excellent Device-to-Device Gain Matching:
 - ±0.5 dB (Typical)
- Low Harmonic Distortion: –60-dBc Level
- Fast and Consistent Overload Recovery
- · Continuous Wave (CW) Path with:

- Low Close-In Phase Noise of –148 dBc/Hz at 1-kHz frequency
- Phase Resolution: λ / 16
- Supports 16X, 8X, 4X, and 1X CW Clocks
- · Digital Features:
 - Digital I/Q Demodulator after ADC:
 - Fractional Decimation Filter M = 1 to 63 with 0.25X Increment Step
 - Data Throughput Reduction After Decimation
 - On-Chip RAM with 32 Preset Profiles
- 5-Gbps JESD Interface:
 - JESD204B Subclass 0, 1, and 2
 - 2, 4, or 8 Channels per JESD Lane
- Small Package: 15-mm x 15-mm NFBGA-289

2 Applications

- Medical Ultrasound Imaging
- Nondestructive Evaluation Equipment
- Sonar Imaging Equipment
- Multichannel, High-Speed Data Acquisition

3 Description

The AFE58JD16 is a highly-integrated, analog frontend (AFE) solution specifically designed for ultrasound systems where high performance, low power, and small size are required.

To request a full datasheet or other design resources: request AFE58JD16

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
AFE58JD16	nFBGA (289)	15.00 mm × 15.00 mm				

(1) For all available packages, see the package option addendum at the end of the datasheet.

Simplified Block Diagram






Table of Conter	າts
-----------------	-----

1	Features 1	6.1	Documentation Support
2	Applications 1	6.2	Trademarks
3	Description 1	6.3	Electrostatic Discharge Caution
	Revision History2	0.4	Glossary
	Description (continued)3	7 Me	chanical, Packaging, and Orderable
6	Device and Documentation Support 4	inic	ormation

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (August 2015) to Revision A							
•	Added link to request full data sheet						



5 Description (continued)

The AFE58JD16 is an integrated analog front-end (AFE) optimized for medical ultrasound application. The AFE58JD16 is a multichip module (MCM) device with two dies: VCA and ADC_CONV. Each die has total of 16 channels.

Each channel in the VCA die can be configured in two modes: time gain compensation (TGC) mode and continuous wave (CW) mode. In TGC mode, each channel includes an input attenuator (ATTEN), a low-noise amplifier (LNA) with variable-gain, and a third-order, low-pass filter (LPF). The attenuator supports an attenuation range of 8 dB to 0 dB, and the LNA supports gain ranges from 14 dB to 45 dB. The LPF cutoff frequency can be configured at 10 MHz, 15 MHz, 20 MHz, or 25 MHz to support ultrasound applications with different frequencies. In CW mode, each channel includes an LNA with a fixed gain of 18 dB, and a low-power passive mixer with 16 selectable phase delays. Different phase delays can be applied to each analog input signal to perform an on-chip beamforming operation. A harmonic filter in the CW mixer suppresses the third and fifth harmonic to enhance the sensitivity of the CW Doppler measurement. CW mode supports three clock modes: 16X, 8X, and 4X.

Each channel of the ADC_CONV die has a high-performance analog-to-digital converter (ADC) with a programmable resolution of 14 bits or 12 bits. The ADC achieves 75-dBFS signal-to-noise ratio (SNR) in 14-bit mode, and 72-dBFS SNR in 12-bit mode. This ADC provides excellent SNR at low-channel gain. The devices operate at maximum speeds of 65 MSPS and 80 MSPS, providing 14-bit and 12-bit output, respectively. The ADC is designed to scale power with sampling rate. The output interface of the ADC is a low-voltage differential signaling (LVDS) or JESD interface that can easily interface with low-cost field-programmable gate arrays (FPGAs).

The AFE58JD16 includes an optional digital demodulator and JESD204B data packing blocks after the 12- or 14-bit ADC. The digital in-phase and quadrature (I/Q) demodulator with programmable fractional decimation filters accelerates computationally-intensive algorithms at low power. The device also supports an optional JESD204B interface that runs up to 5 Gbps and further reduces the circuit-board routing challenges in high-channel count systems.

The AFE58JD16 also allows various power and noise combinations to be selected for optimizing system performance. Therefore, these devices are suitable ultrasound AFE solutions for systems with strict battery-life requirements. The AFE58JD16 is available in a 15-mm × 15-mm NFBGA-289 package (ZAV package, S-PBGA-N289) and is specified for operation from -40°C to +85°C. The device pinout is also similar to the AFE5818 family.



6 Device and Documentation Support

6.1 Documentation Support

6.1.1 Related Documentation

AFE5818 Data Sheet, SBAS687

ADS8413 Data Sheet, SLAS490

ADS8472 Data Sheet, SLAS514

CDCE72010 Data Sheet, SCAS858

CDCM7005 Data Sheet, SCAS793

ISO7240 Data Sheet, SLLS868

LMK04803 Data Sheet, SNAS489

OPA1632 Data Sheet, SBOS286

OPA2211 Data Sheet, SBOS377

SN74AUP1T04 Data Sheet, SCES800

THS4130 Data Sheet, SLOS318

MicroStar BGA Packaging Reference Guide, SSYZ015

WEBENCH® Filter Designer

6.2 Trademarks

All trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AFE58JD16ZAV	ACTIVE	NFBGA	ZAV	289	126	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	AFE58JD16	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 5-Jan-2022

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
AFE58JD16ZAV	ZAV	NFBGA	289	126	7 X 18	150	315	135.9	7620	17.2	11.3	16.35

ZAV (S-PBGA-N289)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
 - 3. This drawing is subject to change without notice.
 - C. This is a lead-free solder ball design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated