

ALED8102S

Datasheet

Automotive 8-channel LED driver with direct switch control



Features

- AEC-Q100 grade 1 qualified
 - Operating temperature range: -40 °C < T_J < +150 °C
- 8 constant current output channels controlled by four switch inputs
- Output enable input for global dimming
- Output current: from 5 mA to 100 mA
- Current programmable through external resistor
- Supply voltage: 3 V to 5.5 V
- Thermal shutdown
- 19 V current generator rated voltage
- Available in high thermal efficiency HTSSOP exposed pad package

Applications

- Automotive LED interior and exterior lighting
 - Clusters
 - LCD back-light
 - Ambient light
 - Dome light
 - Rear combination light

Description

The ALED8102S is a monolithic, low voltage, 8 low-side channels LED driver. The ALED8102S guarantees up to 19 V output driving capability allowing users to connect several LEDs in series. In the output stage, 8 regulated current sources provide from 5 mA to 100 mA constant current to drive the LEDs. Current is programmed through a single external resistor.

The ALED8102S is equipped with a thermal management that protects the device forcing it in shutdown (typically: power-off at 170 °C with 15 °C hysteresis to restart). The thermal protection switches OFF the output channels only.

The operative supply voltage range is between 3 V and 5.5 V. The output control is provided by four switch inputs, providing an on/off toggle action suitable also for local dimming. Moreover, on all active output LEDs brightness can be adjusted with a global PWM signal applied to the output enable pin (\overline{OE}) . Outputs can be connected in parallel, or left unconnected if not used, as required by the application.

ALED8102S	
Device summary	

Maturity status link

Device summary				
Order code	ALED8102SXTTR			
Package	HTSSOP16			
Packing	2500 parts per reel			

1 Pin description

57



Figure 1. Pinout for HTSSOP16

Table 1. Pin description

HTSSOP16	Symbol	Name and function
1	GND	Ground terminal
2	SW1	Providing local dimming capability
3	SW2	Providing local dimming capability
4	SW3	Providing local dimming capability
5-12	OUT0-OUT7	Output terminals
13	SW4	Providing local dimming capability
14	ŌĒ	Global PWM brightness control input terminal (it must be connected to GND if not used)
15	R-EXT	Terminal for external resistor for constant current programming
16	V _{DD}	Supply voltage terminal

2 Simplified internal block diagram

57







57

3

Stressing the device above the ratings listed in the table below may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit	
V _{DD}	Supply voltage	0 to 7	V	
$\rm V_{SW1} \ - V_{SW14}, \ V_{OE}$	Input pins voltage	- 0.4 to 5.5	V	
Vouto - out7	Output pins voltage	- 0.5 to 20	V	
I _{GND}	GND terminal current	800	mA	
ESD	Electrostatic discharge protection HBM (human body model)	±2	kV	
	Electrostatic discharge protection CDM (charged device model)	±500	V	
	Electrostatic discharge protection CDM (charged device model) for corner pins	±750		

Table 2. Absolute maximum ratings

3.1 Thermal characteristics

Table 3. Thermal characteristics

Symbol	Parameter	Value	Unit
TJ	Operative junction temperature range	-40 to +150	°C
T _{STG}	Storage ambient temperature range	-55 to +150	C
R _{thj-amb}	Thermal resistance junction-ambient (HTSSOP16) ⁽¹⁾	37.5	°C/W

1. The exposed pad should be soldered directly to the PCB to realize the thermal benefits.

4 Electrical characteristics

57

 V_{DD} = 5 V, T_{j} = -40 to 125 °C, R_{EXT} = 388 $\Omega,$ V_{O} = 0.85 V unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Supply voltage	-	3.0	-	5.5	
V _{UVLO}	UVLO threshold (rising)	-	-	2.6	2.9	
VUVLO	UVLO threshold (falling)	-	2.1	2.3	-	
Hy _{UVLO}	UVLO hysteresis	-	0.1	0.3	0.45	V
Vo	Output voltage ⁽¹⁾⁽²⁾	OUT0 – OUT7	0.85	-	19	
V _{IH}			0.8V _{DD}	-	V _{DD}	
V _{IL}	SWx / OE input voltage	-	GND	-	0.2V _{DD}	
R _{UP}	Pull-up resistor for OE pin	-	220	300	380	
R _{DW}	Pull-down resistor for SWx pins	-	220	300	380	ΚΩ
R _{EXT}	External current set-up resistance	-	0.191	-	3.9	
I _{DD(OFF1)}		OUT0 to 7 = OFF	-	7	8	mA
	Supply current (OFF)	R _{EXT} = 191 Ω		13.5	16	
I _{DD(OFF2)}		OUT0 to 7 = OFF	-			
		R _{EXT} = 191 Ω		13.5	16	
I _{DD(ON)}	Supply current (ON)	V _O = 1.4 V	-			
		OUT0 to 7 = ON				
%/dV _O	Output current vs. output voltage regulation ^{(1) (3)}	V _O from 1 V to 3 V;	_	0.04	0.1	
,0, 0 ,0		R _{EXT} = 388 Ω		0.04	0.1	1%/\/I
%/dV _{DD}	Output current vs. supply voltage regulation ⁽¹⁾⁽⁴⁾	V_{DD} from 3 V to 5.5 V	_	0.22	0.5	- %/V
, or a v DD	Output current vs. supply voltage regulation (A)	R _{EXT} = 388 Ω		0.22	0.5	
ΔI_{OL}	Output current precision: device to device $^{\left(1\right) }$	-	-	-	±6.5	%
ΔI_{OL1}		-	-	±1.2	±3.5	%
ΔI_{OL2}	Output current precision: channel to channel (1) (5)	V _O = 1.4 V; R _{EXT} = 191 Ω	-	±1	±3	~ %
I _{Oleak}	Single output leakage current	V _O = 19 V OUTn = OFF	-	75	300	nA
T _{sd}	Thermal shutdown ⁽⁶⁾	-	-	170	-	°C
T _{sd_hys}	Thermal shutdown hysteresis ⁽⁶⁾	_	-	15	-	°C

Table 4. Electrical characteristics

1. Test with just one output ON.

2. Minimum regulation voltage @ $I_0 = 50$ mA.

$$\begin{array}{l} \textbf{3.} \quad \Delta\left(\%/V\right) = \frac{(Ion@Von3.0V) - (Ion@Von1.0V)}{(Ion@Von = 1.0V)} \times \frac{100}{3-1} \\ \textbf{4.} \quad \Delta\left(\%/V\right) = \frac{(Ion@V_{DD} = 5.5V) - (Ion@V_{DD} = 3.0V)}{(Ion@V_{DD} = 3.0V)} \times \frac{100}{5.5-3.0} \end{array}$$

5. ((IOn – IOavg0-7)/ IOavg0-7) x 100.

6. Not tested in production.

57

5 Switching characteristics

 V_{DD} = 3.3 V, T_j = - 40 to 125 °C, I_O = 50 mA, R_L = 60 Ω , C_L = 10 pF, V_L = 5 V, unless otherwise specified.

Symbol		Parameter			Max.	Unit
t _{PLH1}	SWx – OUTn (OE just "0") Figure 4	Propagation delay time ("L" to "H")	-	270	500	
t _{PLH2}	OE - OUTn (SWx just "=1") Figure 4	Propagation delay time ("L" to "H")	-	270	500	
t _{PHL1}	SWx – OUTn (OE just "0") Figure 4	Propagation delay time ("H" to "L")	-	100	250	ns
t _{PHL2}	OE - OUTn (SWx just "=1") Figure 4	Propagation delay time ("H" to "L")	-	100	250	
t _{ON}	OUTn Current rise time. Eva	valuated as OUTn falling time Figure 3		300	600	
t _{OFF}	OUTn current fall time. Evalu	ated as OUTn rising time Figure 3	150	300	600	

Table 5. Switching characteristics

Figure 3. toN - toFF time evaluation



Figure 4. t_{PLH} - t_{PHL} time evaluation





6 Equivalent inputs circuits

Inputs $\overline{\text{OE}}$ and SWx terminals have pull-up and pull-down connection respectively:

Figure 5. OE Terminal





Table 7. Switches vs. output truth table

SW4	SW3	SW2	SW1	OE	Out0	Out1	Out2	Out3	Out4	Out5	Out6	Out7
0	0	0	0	х	off							
0	0	0	1	0	on	on	off	off	off	off	off	off
0	0	1	0	0	off	off	on	on	off	off	off	off
0	0	1	1	0	on	on	on	on	off	off	off	off
0	1	0	0	0	off	off	off	off	on	on	off	off
0	1	0	1	0	on	on	off	off	on	on	off	off
0	1	1	0	0	off	off	on	on	on	on	off	off
0	1	1	1	0	on	on	on	on	on	on	off	off
1	0	0	0	0	off	off	off	off	off	off	on	on
1	0	0	1	0	on	on	off	off	off	off	on	on
1	0	1	0	0	off	off	on	on	off	off	on	on
1	0	1	1	0	on	on	on	on	off	off	on	on
1	1	0	0	0	off	off	off	off	on	on	on	on
1	1	0	1	0	on	on	off	off	on	on	on	on
1	1	1	0	0	off	off	on	on	on	on	on	on
1	1	1	1	0	on							
х	x	х	x	1	off							

7.1 LED current settings

The current drawn by each OUTn channel is set by R_{EXT} resistor value according to the following formula:

 $I_{OUT} = 1.22/R_{EXT} \times 16$

(1)



7 The switch output control

Switch inputs

SW1

SW2

SW3

SW4

All switch inputs (SWx) are pulled down by a 300 k Ω . If the generic SWx pin is left floating or connected to GND or polarized at low logic level, the corresponding outputs are in OFF condition. If SWx pin is connected to V_{DD} or polarized at high logic level, the corresponding outputs are in ON condition. See below the complete truth table:

Table 6. Switch output control

Outputs controlled (ON/OFF)

OUT0 and OUT1 simultaneously

OUT2 and OUT3 simultaneously

OUT4 and OUT5 simultaneously

OUT6 and OUT7 simultaneously

8 Driver headroom voltage

In order to correctly regulate the channel current, a minimum output voltage (V_{HEADROOM}) across each current generator must be guaranteed.

Figure below, shows the minimum V_{HEADROOM} slightly less than the target value (output MOS transistor in triode region).

If the V_{HEADROOM} is lower than the minimum recommended, the regulation of a current is lower than the expected one. However an excess of V_{HEADROOM} increases the power dissipation.



Figure 7. Minimum V_{HEADROOM} vs. I_{OUT} (T_J = 25 °C)

Vheadroom min. [mV]

9 Typical application



Figure 8. Typical application circuit

Typical application circuit

The figure above shows a typical application schematic for the ALED8102S, Cled value depends on common rail voltage connection length and driver total output current, typically it is around 47 μ F; Cin is about 1 μ F; current setting resistor depends on output current set (ex. with R_{EXT} = 388 $\Omega \rightarrow I_O \approx 50$ mA). The external programming resistor between R-EXT and GND should be connected as close as possible to the device.

To have the proper device functionality, it is strongly suggested to follow a correct power-up sequence: V_{DD} and V_{LED} power supplies must be provided simultaneously or at least, V_{DD} must be connected before V_{LED} so to activate all internal digital control blocks earlier than LEDs power supply. If V_{LED} anticipates driver V_{DD} , this could result in a visible flash on connected LEDs (output stage undesired activation).

Device thermal management

The aim of this section is to provide some recommendation that can be useful to design the application PCB for a better power dissipation:

- To decrease the device working temperature, the package exposed pad needs soldering to the board.
- To improve thermal performance at least a 4-layer (e.g. 2S2P) PCB should be used.
- The copper area below the package thermal pad should be as wide as possible also outside the package perimeter (using the package sides without pins)
- A reasonable number of vias must connect the copper area below the package to all available PCB layers especially just below the device package (e.g. 3x3 or 4x3 vias array) but also outside the package perimeter. The smaller and closely spaced vias are, the better solution is. The best implementation is represented by copper filled vias.
- On each inner layer a copper area must be provided for dissipation (wider it is better, if possible at least 4 times or more the package dimensions). A good condition is to have at least a power layer as an entire copper area (e.g. GND layer)
- Traces for pin connection must be as wide as layout constrains allow
- Several devices in power dissipation on the same board must be properly spaced.

Figure 9 shows, once the maximum power dissipation is fixed, which ambient temperature range can be covered according to the maximum junction temperature and package thermal resistance: 37.5 °C/W for HTSSOP16 on Jedec PCB (2S2P) and conditions. With the same thermal resistance, figure 10 shows the junction temperature as a function of ambient temperature considering 1 W of power dissipation.



Figure 9. Power dissipation rating vs. ambient temperature (R_{th} = 37.5 °C/W; T_j = 125 °C)





57

10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

10.1 HTSSOP16 package information

57

Figure 11. HTSSOP16 exposed pad package outline



Table 8. HTSSOP16 exposed pad mechanical data

Dim.		mm	
	Min.	Тур.	Max.
A			1.20
A1			0.15
A2	0.80	1.00	1.05
b	0.19		0.30
С	0.09		0.20
D	4.90	5.00	5.10
D1	2.80	3.00	3.20
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
E2	2.80	3.00	3.20
е		0.65	
L	0.45	0.60	0.75
L1		1.00	
k	0.00		8.00
ааа			0.10

10.2 HTSSOP16 packing information

Figure 12. HTSSOP16 tape and reel outline



Table 9. HTSSOP16 tape and reel mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А			330
С	12.8		13.2
D	20.2		
Ν	60		
Т			22.4
Ao	6.7		6.9
Во	5.3		5.5
Ко	1.6		1.8
Po	3.9		4.1
Р	7.9		8.1

Revision history

Table 10. Document revision history

Date	Version	Changes
29-Jan-2018	1	Initial release.
05-May-2022	2	Added feature on the cover page, t_{ON} and t_{OFF} Min. value in Table 5 and new Section 7.1 LED current settings. Updated title on the cover page, ESD value in Table 2, Figure 1, Figure 2, Table 2, Table 4, Figure 4, Figure 5, Figure 6 and Figure 7.

Contents

1	Pin description	2
2	Simplified internal block diagram	3
3	Absolute maximum ratings	4
	3.1 Thermal characteristics	4
4	Electrical characteristics	5
5	Switching characteristics	6
6	Equivalent inputs circuits	7
7	The switch output control	8
	7.1 LED current settings	8
8	Driver headroom voltage	9
9	Typical application	10
10	Package information	
	10.1 HTSSOP16 package information	
	10.2 HTSSOP16 packing information	
Rev	vision history	15

List of tables

Table 1.	Pin description.	2
Table 2.	Absolute maximum ratings	4
Table 3.	Thermal characteristics.	4
Table 4.	Electrical characteristics	5
Table 5.	Switching characteristics.	6
Table 6.	Switch output control	8
Table 7.	Switches vs. output truth table	8
Table 8.	HTSSOP16 exposed pad mechanical data 1	3
Table 9.	HTSSOP16 tape and reel mechanical data 1	4
Table 10.	Document revision history	5

List of figures

Figure 1.	Pinout for HTSSOP16
Figure 2.	ALED8102S simplified block diagram
Figure 3.	t _{ON} - t _{OFF} time evaluation
Figure 4.	t _{PLH} - t _{PHL} time evaluation
Figure 5.	OE Terminal
Figure 6.	SWx Terminals
Figure 7.	Minimum V_{HEADROOM} vs. I_{OUT} (T _J = 25 °C)
Figure 8.	Typical application circuit
Figure 9.	Power dissipation rating vs. ambient temperature (R _{th} = 37.5 °C/W; T _j = 125 °C) 11
Figure 10.	Junction temperature vs. ambient temperature (R _{th} = 37.5°C/W; Pd = 1 W) 11
Figure 11.	HTSSOP16 exposed pad package outline
Figure 12.	HTSSOP16 tape and reel outline

IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved