


Single channel high-side driver with analog current sense for 24 V automotive applications



PowerSO-10

Features

| Description | Parameter | Value |
|--|-----------|---------------------|
| Max. transient supply voltage | V_{CC} | 58 V |
| Operating voltage range | V_{CC} | 8 to 36 V |
| Typ. on-state resistance (per channel) | R_{ON} | 6 mΩ |
| Current limitation (typ.) | I_{LIM} | 115 A |
| Off-state supply current | I_S | 2 μA ⁽¹⁾ |

1. Typical value with all loads connected.



- AEC-Q100 qualified
- General
 - Very low standby current
 - 3.0 V CMOS compatible input
 - Optimized electromagnetic emission
 - Very low electromagnetic susceptibility
 - Compliant with European directive 2002/95/EC
 - Fault reset standby pin (FR_Stby)
- Diagnostic functions
 - Proportional load current sense
 - Current sense precision for wide range currents
 - Off-state openload detection
 - Output short to V_{CC} detection
 - Overload and short to ground latch-off
 - Thermal shutdown latch-off
 - Very low current sense leakage
- Protections
 - Undervoltage shutdown
 - Overvoltage clamp
 - Load current limitation
 - Self limiting of fast thermal transients
 - Protection against loss of ground and loss of V_{CC}
 - Thermal shutdown
 - Reverse battery protected with self switch of the Power MOSFET
 - Electrostatic discharge protection

| Product status link | |
|------------------------------|-----------------------|
| VN5T006ASP-E | |
| Product summary | |
| | |
| Order code | VN5T006ASP-E |
| Package | PowerSSO-24 |
| Packing | Tube |
| Order code | VN5T006ASPTR-E |
| Package | PowerSSO-24 |
| Packing | Tape and reel |

Applications

- All types of resistive, inductive and capacitive loads

Description

The VN5T006ASP-E is a device made using STMicroelectronics VIPower technology, intended for driving resistive or inductive loads with one side connected to the ground. Active V_{CC} pin voltage clamp protects the device against low energy spikes.

The device integrates an analog current sense, which delivers a current proportional to the load current.

Fault conditions such as overload, overtemperature, or short to V_{CC} are reported via the current sense pin.


Output current limitation protects the device in overload conditions. The device latches off in case of overload or thermal shutdown.

The device is reset by a low level pass on the fault reset standby pin.

A permanent low level on the inputs and on the fault reset standby pin disables all outputs and sets the device in standby mode.

1 Block diagram and pin description


Figure 1. Block diagram



GAPGCFT00198

Table 1. Pin function

| Name | Function |
|-----------------|--|
| V _{CC} | Battery connection. |
| OUT | Power output. |
| GND | Ground connection. |
| IN | Voltage controlled input pin with hysteresis, CMOS compatible. It controls output switch state. |
| CS | Analog current sense pin, it delivers a current proportional to the load current. |
| FR_Stby | In case of latch-off for overtemperature/overcurrent condition, a low pulse on the FR_Stby pin is needed to reset the channel. The device enters in standby mode if all inputs and the FR_Stby pin are low. |

Figure 2. Configuration diagram PowerSO-10 (top view)

GAPGCFT00194


Table 2. Suggested connections for unused and not connected pins

| Connection/pin | CurrentSense | NC | Output | Input | FR_Stby |
|----------------|------------------------|------------------|-------------|------------------------|------------------------|
| Floating | Not allowed | X ⁽¹⁾ | X | X | X |
| To ground | Through 10 kΩ resistor | X | Not allowed | Through 10 kΩ resistor | Through 10 kΩ resistor |

1. X: do not care.

2 Electrical specification

Figure 3. Current and voltage conventions



GAPGCFT00195

2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the Table 3 may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions reported in this section for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------------|--|---|------|
| V _{CC} | DC supply voltage | 58 | V |
| -V _{CC} | Reverse DC supply voltage | -32 | V |
| I _{OUT} | DC output current | Internally limited | A |
| -I _{OUT} | Reverse DC output current | 90 | A |
| I _{IN} | DC input current | -1 to 10 | mA |
| I _{FR_Stby} | Fault reset standby DC input current | -1 to 1.5 | mA |
| V _{CSENSE} | Current sense maximum voltage | (V _{CC} - 58) to V _{CC} | V |
| E _{MAX} | Maximum switching energy (L = 10 mH; V _{BAT} = 32 V; T _{Jstart} = 150 °C; I _{OUT} = 8.9 A) | 880 | mJ |
| L _{smax} | Maximum stray inductance in short circuit condition R _L = 300 mΩ, V _{BAT} = 32 V, T _{Jstart} = 150 °C, I _{OUT} = I _{limH} (max.) | 40 | μH |
| V _{ESD} | Electrostatic discharge (human body model: R = 1.5 kΩ, C = 100 pF) | IN | 4000 |
| | | CS | 2000 |
| | | FR_Stby | 4000 |
| | | OUT | 5000 |
| | | Vcc | 5000 |
| V _{ESD} | Charge device model (CDM-AEC-Q100-011) | 750 | V |
| T _J | Junction operating temperature | -40 to 150 | °C |
| T _{stg} | Storage temperature | -55 to 150 | °C |

2.2 Thermal data

Table 4. Thermal data

| Symbol | Parameter | Value | Unit |
|-------------------|--|---------------|------|
| R _{thJC} | Thermal resistance, junction-to-case (with one channel ON) | 0.8 | °C/W |
| R _{thJA} | Thermal resistance, junction-to-ambient | See Figure 27 | °C/W |

2.3 Electrical characteristics

8 V < V_{CC} < 36 V, -40 °C < T_J < 150 °C, unless otherwise specified.

Table 5. Power section

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|----------------------|-------------------------------------|--|------|------------------|------------------|------|
| V _{CC} | Operating supply voltage | | 8 | 24 | 36 | V |
| V _{USD} | Undervoltage shutdown | | | 3.5 | 5 | V |
| V _{usDhyst} | Undervoltage shutdown hysteresis | | | 0.5 | | V |
| R _{ON} | On-state resistance | I _{OUT} = 10 A, T _J = 25 °C 8 V < V _{CC} < 36 V | | 6 | | mΩ |
| | | I _{OUT} = 10 A, T _J = 150 °C 8 V < V _{CC} < 36 V | | | 12 | |
| R _{ON REV} | Reverse battery on-state resistance | V _{CC} = -24 V, I _{OUT} = -10 A, T _J = 25 °C | | | 6 | mΩ |
| V _{clamp} | Clamp voltage | I _S = 20 mA | 58 | 64 | 70 | V |
| I _S | Supply current | Off-state, V _{CC} = 24 V, T _J = 25 °C, V _{IN} = V _{OUT} = V _{SENSE} = 0 V, V _{FR_Stby} = 0 V | | 2 ⁽¹⁾ | 5 ⁽¹⁾ | μA |
| | | On-state, V _{CC} = 24 V, V _{IN} = 5 V, I _{OUT} = 0 A | | 3 | 6 | mA |
| I _{L(off1)} | Off-state output current | V _{IN} = V _{OUT} = 0 V, V _{CC} = 24 V, T _J = 25 °C | 0 | 0.01 | 3 | μA |
| | | V _{IN} = V _{OUT} = 0 V, V _{CC} = 24 V, T _J = 125 °C | 0 | | 5 | |


1. Power MOSFET leakage included.

Table 6. Switching ($V_{CC} = 24$ V, $T_J = 25$ °C)


| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-------------------------|---|--------------------|------|------|------|------|
| $t_{d(on)}$ | Turn-on delay time | $R_L = 2.4 \Omega$ | | 32 | | μs |
| $t_{d(off)}$ | Turn-off delay time | $R_L = 2.4 \Omega$ | | 67 | | μs |
| $(dV_{OUT}/dt)_{(on)}$ | Turn-on voltage slope | $R_L = 2.4 \Omega$ | | 0.7 | | V/μs |
| $(dV_{OUT}/dt)_{(off)}$ | Turn-off voltage slope | $R_L = 2.4 \Omega$ | | 0.46 | | V/μs |
| W_{ON} | Switching energy losses during t_{won} | $R_L = 2.4 \Omega$ | | 4.15 | | mJ |
| W_{OFF} | Switching energy losses during t_{woff} | $R_L = 2.4 \Omega$ | | 2.7 | | mJ |

Table 7. Logic inputs

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|----------------------|--|---------------------------------------|------|------|------|------|
| V_{IL} | Input low level voltage | | | | 0.9 | V |
| I_{IL} | Low level input current | $V_{IN} = 0.9$ V | 1 | | | μA |
| V_{IH} | Input high level voltage | | 2.1 | | | V |
| I_{IH} | High level input current | $V_{IN} = 2.1$ V | | | 10 | μA |
| $V_{I(hyst)}$ | Input hysteresis voltage | | 0.25 | | | V |
| V_{ICL} | Input clamp voltage | $I_{IN} = 1$ mA | 5.5 | | 7 | V |
| | | $I_{IN} = -1$ mA | | -0.7 | | |
| $V_{FR_Stby_L}$ | Fault_reset_standby low level voltage | | | | 0.9 | V |
| $I_{FR_Stby_L}$ | Low level fault_reset_standby current | $V_{FR_Stby} = 0.9$ V | 1 | | | μA |
| $V_{FR_Stby_H}$ | Fault_reset_standby high level voltage | | 2.1 | | | V |
| $I_{FR_Stby_H}$ | High level fault_reset_standby current | $V_{FR_Stby} = 2.1$ V | | | 10 | μA |
| $V_{FR_Stby(hyst)}$ | Fault_reset_standby hysteresis voltage | | 0.25 | | | V |
| $V_{FR_Stby_CL}$ | Fault_reset_standby clamp voltage | $I_{FR_Stby} = 15$ mA ($t < 10$ ms) | 11 | | 15 | V |
| | | $I_{FR_Stby} = -1$ mA | | -0.7 | | |
| t_{reset} | Overload latch-off reset time | See Figure 4 | 2 | | 24 | μs |
| t_{stby} | Standby delay | See Figure 5 | 120 | | 1200 | μs |

Figure 4. t_{reset} definition


GAPGCFT000112

Figure 5. t_{stby} definition


GAPGCFT000111

Table 8. Protections and diagnostics

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-------------|--|--|---------------|---------------|---------------|------|
| I_{limH} | DC short circuit current | $V_{CC} = 24 \text{ V}$ | 81 | 115 | 162 | A |
| | | $5 \text{ V} < V_{CC} < 36 \text{ V}$ | | | 162 | |
| I_{limL} | Short circuit current during thermal cycling | $V_{CC} = 24 \text{ V}, T_R < T_J < T_{TSD}$ | | 29 | | A |
| T_{TSD} | Shutdown temperature | | 150 | 175 | 200 | °C |
| T_R | Reset temperature | | $T_{RS} + 1$ | $T_{RS} + 5$ | | °C |
| T_{RS} | Thermal reset of status | | 135 | | | °C |
| T_{HYST} | Thermal hysteresis ($T_{TSD} - T_R$) | | | 7 | | °C |
| V_{DEMAG} | Turn-off output voltage clamp | $I_{OUT} = 10 \text{ A}, V_{IN} = 0 \text{ V}, L = 6 \text{ mH}$ | $V_{CC} - 58$ | $V_{CC} - 64$ | $V_{CC} - 70$ | V |
| V_{ON} | Output voltage drop limitation | $I_{OUT} = 1 \text{ A}, T_J = -40 \text{ °C} \text{ to } 150 \text{ °C}$ | | 25 | | mV |

Table 9. Current sense (8 V < V_{CC} < 36 V)


| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--|--------------------------------------|--|------|-------|-------|------|
| K ₀ | I _{OUT} /I _{SENSE} | I _{OUT} = 0.6 A, V _{SENSE} = 0.5 V, T _J = -40 °C to 150 °C | 3930 | 11250 | 19850 | |
| | | I _{OUT} = 0.6 A, V _{SENSE} = 0.5 V, T _J = 25 °C to 150 °C | 5035 | | 17055 | |
| dK ₀ /K ₀ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 0.6 A, V _{SENSE} = 0.5 V, T _J = -40 °C to 150 °C | -30 | | 30 | % |
| K ₁ | I _{OUT} /I _{SENSE} | I _{OUT} = 1.6 A, V _{SENSE} = 1 V, T _J = -40 °C to 150 °C | 5600 | 10750 | 16940 | |
| | | I _{OUT} = 1.6 A, V _{SENSE} = 1 V, T _J = 25 °C to 150 °C | 6215 | | 14660 | |
| dK ₁ /K ₁ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 1.6 A, V _{SENSE} = 1 V, T _J = -40 °C to 150 °C | -28 | | 25 | % |
| K ₂ | I _{OUT} /I _{SENSE} | I _{OUT} = 2.4 A, V _{SENSE} = 1 V, T _J = -40 °C to 150 °C | 6030 | 10370 | 15865 | |
| | | I _{OUT} = 2.4 A, V _{SENSE} = 1 V, T _J = 25 °C to 150 °C | 6200 | | 13635 | |
| dK ₂ /K ₂ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 2.4 A, V _{SENSE} = 1 V, T _J = -40 °C to 150 °C | -26 | | 23 | % |
| K ₃ | I _{OUT} /I _{SENSE} | I _{OUT} = 3 A, V _{SENSE} = 2 V, T _J = -40 °C to 150 °C | 6040 | 10070 | 15285 | |
| | | I _{OUT} = 3 A, V _{SENSE} = 2 V, T _J = 25 °C to 150 °C | 6040 | | 13090 | |
| dK ₃ /K ₃ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 3 A, V _{SENSE} = 2 V, T _J = -40 °C to 150 °C | -25 | | 22 | % |
| K ₄ | I _{OUT} /I _{SENSE} | I _{OUT} = 6 A, V _{SENSE} = 4 V, T _J = -40 °C to 150 °C | 5845 | 8670 | 13630 | |
| | | I _{OUT} = 6 A, V _{SENSE} = 4 V, T _J = 25 °C to 150 °C | 6000 | | 10895 | |
| dK ₄ /K ₄ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 6 A, V _{SENSE} = 4 V, T _J = -40 °C to 150 °C | -20 | | 20 | % |
| K ₅ | I _{OUT} /I _{SENSE} | I _{OUT} = 10 A, V _{SENSE} = 4 V, T _J = -40 °C to 150 °C | 5920 | 8400 | 11520 | |
| | | I _{OUT} = 10 A, V _{SENSE} = 4 V, T _J = 25 °C to 150 °C | 6730 | | 9765 | |
| dK ₅ /K ₅ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 10 A, V _{SENSE} = 4 V, T _J = -40 °C to 150 °C | -15 | | 15 | % |
| K ₆ | I _{OUT} /I _{SENSE} | I _{OUT} = 20 A, V _{SENSE} = 4 V, T _J = -40 °C to 150 °C | 6960 | 8330 | 10090 | |
| dK ₆ /K ₆ ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 20 A, V _{SENSE} = 4 V, T _J = -40 °C to 150 °C | -8 | | 8 | % |
| dK/K _{BULB1} ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 0.6 A to 6 A, I _{OUTCAL} = 3 A, V _{SENSE} = 0.5 V, T _J = -40 °C to 150 °C | -30 | | 50 | % |
| dK/K _{BULB2} ⁽¹⁾ | Current sense ratio drift | I _{OUT} = 1.6 A to 4.2 A, I _{OUTCAL} = 3 A, V _{SENSE} = 2 V, T _J = -40 °C to 150 °C | -30 | | 26 | % |

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-------------------------------|--|---|------|------|------|---------------|
| dK/K_{BULB3} ⁽¹⁾ | Current sense ratio drift | $I_{OUT} = 0.6 \text{ A to } 2.4 \text{ A}, I_{OUTCAL} = 1.6 \text{ A}, V_{SENSE} = 2 \text{ V}, T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$ | -27 | | 25 | % |
| I_{SENSE0} | Analog sense leakage current | $I_{OUT} = 0 \text{ A}, V_{SENSE} = 0 \text{ V}, V_{IN} = 0 \text{ V}, T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$ | 0 | | 1 | μA |
| | | $I_{OUT} = 0 \text{ A}, V_{SENSE} = 0 \text{ V}, V_{IN} = 5 \text{ V}, T_J = -40 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$ | 0 | | 2 | |
| V_{SENSE} | Max. analog sense output voltage | $I_{OUT} = 40 \text{ A}, R_{SENSE} = 3.9 \text{ k}\Omega$ | 5 | | | V |
| V_{SENSEH} | Analog sense output voltage in fault condition ⁽²⁾ | $V_{CC} = 24 \text{ V}, R_{SENSE} = 3.9 \text{ k}\Omega$ | | 8 | | V |
| I_{SENSEH} | Analog sense output current in fault condition ⁽²⁾ | $V_{CC} = 24 \text{ V}, V_{SENSE} = 5 \text{ V}$ | | 9 | 12 | mA |
| $t_{DSENSE2H}$ | Delay response time from rising edge of INPUT pin | $V_{SENSE} < 4 \text{ V}, 1 \text{ A} < I_{OUT} < 40 \text{ A}, I_{SENSE} = 90\% \text{ of } I_{SENSEMAX}$ (see Figure 6) | | 300 | 600 | μs |
| $\Delta t_{DSENSE2H}$ | Delay response time between rising edge of output current and rising edge of current sense | $V_{SENSE} < 4 \text{ V}, I_{SENSE} = 90 \% \text{ of } I_{SENSEMAX}, I_{OUT} = 90 \% \text{ of } I_{OUTMAX}, I_{OUTMAX} = 10 \text{ A}$ (see Figure 10) | | | 450 | μs |
| $t_{DSENSE2L}$ | Delay response time from falling edge of INPUT pin | $V_{SENSE} < 4 \text{ V}, 1 \text{ A} < I_{OUT} < 40 \text{ A}, I_{SENSE} = 10\% \text{ of } I_{SENSEMAX}$ (see Figure 6) | | 5 | 20 | μs |


1. Specified by design, not tested in production.
2. Fault condition includes: power limitation, overtemperature and openload in off-state condition.

Table 10. Openload detection ($V_{FR_Stby} = 5 \text{ V}$)


| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|------------------|---|--|------|------|------|---------------|
| V_{OL} | Openload off-state voltage detection threshold | $V_{IN} = 0 \text{ V}, 8 \text{ V} < V_{CC} < 36 \text{ V}$ | 2 | - | 4 | V |
| t_{DSTKON} | Output short circuit to VCC detection delay at turn off | See Figure 7 | 180 | - | 1800 | μs |
| $I_{L(off)}$ | Off-state output current at $V_{OUT} = 4 \text{ V}$ | $V_{IN} = 0 \text{ V}, V_{SENSE} = 0 \text{ V}, V_{OUT}$ rising from 0 V to 4 V | -120 | - | 0 | μA |
| t_{d_vol} | Delay response from output rising edge to V_{SENSE} rising edge in openload | $V_{OUT} = 4 \text{ V}, V_{IN} = 0 \text{ V}, V_{SENSE} = 90 \% \text{ of } V_{SENSEH}, R_{SENSE} = 3.9 \text{ k}\Omega$ | | - | 20 | μs |
| t_{DFRSTK_ON} | Output short circuit to VCC detection delay at FR_Stby activation | Input = low (see Figure 9) | | - | 50 | μs |

Figure 6. Current sense delay characteristics


GAPGCFT000117

Figure 7. Openload off-state delay timing

GAPGCFT000113


Figure 8. Switching characteristics


GAPGCFT000114

Figure 9. Output stuck to V_{CC} detection delay time at FR_Stby activation



GAPGCFT00038

Figure 10. Delay response time between rising edge of output current and rising edge of current sense




GAPGCFT000115

Figure 11. Output voltage drop limitation



AG00074V1

Figure 12. Device behavior in overload condition



GAPGCFT000116

Table 11. Truth table

| Conditions | Fault reset standby | Input | Output | Sense |
|-----------------------------------|---------------------|-------|----------|--------------|
| Standby | L | L | L | 0 |
| Normal operation | X | L | L | 0 |
| | X | H | H | Nominal |
| Overload | X | L | L | 0 |
| | X | H | H | > Nominal |
| Overtemperature/short to ground | X | L | L | 0 |
| | L | H | Cycling | V_{SENSEH} |
| | H | H | Latched | V_{SENSEH} |
| Undervoltage | X | X | L | 0 |
| Short to V_{BAT} | L | L | H | 0 |
| | H | L | H | V_{SENSEH} |
| | X | H | H | < Nominal |
| Openload off-state (with pull-up) | L | L | H | 0 |
| | H | L | H | V_{SENSEH} |
| | X | H | H | 0 |
| Negative output voltage clamp | X | L | Negative | 0 |

Table 12. Electrical transient requirements (part 1)

| ISO 7637-2: 2004 (E) Test pulse | Test levels ⁽¹⁾ | | Number of pulses or test times | Burst cycle/pulse repetition time | | Delays and impedance |
|---------------------------------------|----------------------------|---------|--------------------------------------|--------------------------------------|--------|-------------------------|
| | III | IV | | | | |
| 1 | -450 V | -600 V | 5000 pulses | 0.5 s | 5 s | 1 ms, 50 Ω |
| 2a | 37 V | 50 V | 5000 pulses | 0.2 s | 5 s | 50 μs, 2 Ω |
| 3a | - 150 V | - 200 V | 1 h | 90 ms | 100 ms | 0.1 μs, 50 Ω |
| 3b | + 150 V | + 200 V | 1 h | 90 ms | 100 ms | 0.1 μs, 50 Ω |
| 4 | - 12 V | - 16 V | 1 pulse | | | 100 ms, 0.01 Ω |
| 5b ⁽²⁾ | + 123 V | + 174 V | 1 pulse | | | 350 ms, 1 Ω |

1. The above test levels must be considered referred to $V_{CC} = 24.5$ V except for pulse 5b.

2. Valid in case of external load dump clamp: 58 V maximum referred to ground.

Table 13. Electrical transient requirements (part 2)

| ISO 7637-2: 2004 (E) Test pulse | Test level results | |
|------------------------------------|--------------------|------------------|
| | III | IV |
| 1 | C | C ⁽¹⁾ |
| 2a | C | C |
| 3a | C | C |
| 3b ⁽²⁾ | E | E |
| 3b ⁽³⁾ | C | C |
| 4 | C | C |
| 5b ⁽⁴⁾ | C | C |

1. With $R_{LOAD} < 24 \Omega$.

2. Without capacitor between V_{CC} and GND.

3. With 10 nF between V_{CC} and GND.

4. External load dump clamp, 58 V maximum, referred to ground.

Table 14. Electrical transient requirements (part 3)

| Class | Contents |
|-------|--|
| C | All functions of the device are performed as designed after exposure to disturbance. |
| E | One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. |

2.4

Electrical characteristics (curves)

Figure 13. Off-state output current




Figure 14. High level input current




Figure 15. Input clamp voltage




Figure 16. Low level input voltage




Figure 17. High level input voltage




Figure 18. Input hysteresis voltage










Figure 19. On-state resistance vs T_c

Figure 20. On-state resistance vs V_{CC}

Figure 21. Turn-on voltage slope

Figure 22. Turn-off voltage slope

Figure 23. I_{LIMH} vs T_c


3 Application information

Figure 24. Application schematic



GAPGCFT000119

3.1 Load dump protection

D_{ld} is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the V_{CC} maximum DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2 2004 (E) Table 12, Table 13 and Table 14.

3.2 MCU I/Os protection

When negative transients are present on the V_{CC} line, the control pins are pulled negative. ST suggests that a resistor (R_{prot}) has to be inserted in line to prevent the microcontroller I/Os pins from latching-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation: R_{prot} range calculation

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -600$ V and $I_{latchup} \geq 20$ mA; $V_{OH\mu C} \geq 4.5$ V


$$30 \text{ k}\Omega \leq R_{prot} \leq 190 \text{ k}\Omega$$

Recommended value: $R_{prot} = 56$ k Ω .

4

Maximum demagnetization energy (V_{CC} = 24 V)

Figure 25. Maximum turn off current versus inductance




Note: Values are generated with $R_L = 0 \Omega$. In case of repetitive pulses, T_{Jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

5 Package and PCB thermal data

5.1 PowerSO-10 thermal data

Figure 26. PowerSO-10 PCB



GAPGCFT00277

Layout condition of R_{th} and Z_{th} measurements: board finish thickness $1.6\text{ mm} \pm 10\%$; board double layer; board dimension 77×86 ; board material FR4; Cu thickness 0.070 mm (front and back side); thermal vias separation 1.2 mm ; thermal via diameter $0.3\text{ mm} \pm 0.08\text{ mm}$; Cu thickness on vias 0.025 mm .

Figure 27. R_{thJA} vs PCB copper area in open box free air condition




Figure 28. PowerSO-10 thermal impedance junction ambient single pulse





Figure 29. Thermal fitting model of a single channel HSD in PowerSO-10



GAPGCFT00280

The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered

Equation: pulse calculation formula

$$Z_{th\delta} = R_{th} \cdot \delta + Z_{thtp} (1 - \delta)$$

where $\delta = t_p/T$

Table 15. Thermal parameters


| Area/island (cm ²) | Footprint | 4 | 8 |
|--------------------------------|-----------|----|----|
| R1 (°C/W) | 0.05 | | |
| R2 (°C/W) | 0.3 | | |
| R3 (°C/W) | 1.2 | | |
| R4 (°C/W) | 7 | | |
| R5 (°C/W) | 13 | 12 | 8 |
| R6 (°C/W) | 24 | 20 | 14 |
| C1 (W.s/°C) | 0.05 | | |
| C2 (W.s/°C) | 0.1 | | |
| C3 (W.s/°C) | 1 | | |
| C4 (W.s/°C) | 2 | | |
| C5 (W.s/°C) | 3 | 4 | 8 |
| C6 (W.s/°C) | 6 | 8 | 14 |

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 PowerSO-10 package information

Figure 30. PowerSO-10 package dimensions



GAPGCFT00197


Table 16. PowerSO-10 mechanical data

| Symbol | Millimeters | | |
|-------------------|-------------|------|-------|
| | Min. | Typ. | Max. |
| A | 3.35 | | 3.65 |
| A ⁽¹⁾ | 3.4 | | 3.6 |
| A1 | 0.00 | | 0.10 |
| B | 0.40 | | 0.60 |
| B ⁽¹⁾ | 0.37 | | 0.53 |
| C | 0.35 | | 0.55 |
| C ⁽¹⁾ | 0.23 | | 0.32 |
| D | 9.40 | | 9.60 |
| D1 | 7.40 | | 7.60 |
| E | 9.30 | | 9.50 |
| E2 | 7.20 | | 7.60 |
| E2 ⁽¹⁾ | 7.30 | | 7.50 |
| E4 | 5.90 | | 6.10 |
| E4 ⁽¹⁾ | 5.90 | | 6.30 |
| e | | 1.27 | |
| F | 1.25 | | 1.35 |
| F ⁽¹⁾ | 1.20 | | 1.40 |
| H | 13.80 | | 14.40 |
| H ⁽¹⁾ | 13.85 | | 14.35 |
| h | | 0.50 | |
| L | 1.20 | | 1.80 |
| L ⁽¹⁾ | 0.80 | | 1.10 |
| a | 0° | | 8° |
| α ⁽¹⁾ | 2° | | 8° |

1. Muar only POA P013P.


6.2 PowerSO-10 packing information

Figure 31. PowerSO-10 tube shipment (no suffix)



GAPGCFT00179

Figure 32. PowerSO-10 tape and reel shipment (suffix "TR")






TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986

| Tape width | W | 24 |
|-------------------|--------------------|------|
| Tape Hole Spacing | P0 (± 0.1) | 4 |
| Component Spacing | P | 24 |
| Hole Diameter | D ($\pm 0.1/-0$) | 1.5 |
| Hole Diameter | D1 (min) | 1.5 |
| Hole Position | F (± 0.05) | 11.5 |
| Compartment Depth | K (max) | 6.5 |
| Hole Spacing | P1 (± 0.1) | 2 |

All dimensions are in mm.



GAPGCFT00180

Revision history

Table 17. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 19-Dec-2012 | 1 | Initial release. |
| 16-Jan-2013 | 2 | <p>Updated <i>Figure 3: Current and voltage conventions</i></p> <p><i>Table 6: Switching (V_{CC} = 24 V; T_J = 25 °C):</i></p> <ul style="list-style-type: none">– dV_{OUT}/dt_(on), dV_{OUT}/dt_(off): updated values <p><i>Table 9: Current sense (8 V < V_{CC} < 36 V):</i></p> <ul style="list-style-type: none">– I_{OL}: removed row– dK/K_{BULB2}, dK/K_{BULB3}: updated test conditions <p>Updated <i>Table 22: Turn-On voltage slope</i> and <i>Table 23: Turn-Off voltage slope</i>.</p> |
| 16-Jun-2013 | 3 | Changed document status from “preliminary data” to “production data”. |
| 17-Sep-2013 | 4 | Updated Disclaimer. |
| 11-Apr-2016 | 5 | <p>Added AEC-Q101 qualified in <i>Features</i> section</p> <p><i>Table 9: Current sense (8 V < V_{CC} < 36 V):</i></p> <ul style="list-style-type: none">– dK₆/K₆: updated test conditions |
| 17-May-2022 | 6 | <p>Updated <i>Figure 9</i> and <i>Figure 12</i></p> <p>Moved <i>Section 3.3: Maximum demagnetization energy (V_{CC} = 24 V)</i> to <i>Section 4 Maximum demagnetization energy (V_{CC} = 24 V)</i>.</p> <p>Updated title of <i>Figure 28</i> and <i>Figure 29</i></p> <p>Minor text changes.</p> |

Contents

| | | |
|------------|--|-----------|
| 1 | Block diagram and pin description | 3 |
| 2 | Electrical specification | 5 |
| 2.1 | Absolute maximum ratings | 5 |
| 2.2 | Thermal data | 6 |
| 2.3 | Electrical characteristics | 6 |
| 2.4 | Electrical characteristics (curves) | 16 |
| 3 | Application information | 18 |
| 3.1 | Load dump protection | 18 |
| 3.2 | MCU I/Os protection | 18 |
| 4 | Maximum demagnetization energy ($V_{CC} = 24$ V) | 19 |
| 5 | Package and PCB thermal data | 20 |
| 5.1 | PowerSO-10 thermal data | 20 |
| 6 | Package information | 23 |
| 6.1 | PowerSO-10 package information | 23 |
| 6.2 | PowerSO-10 packing information | 25 |
| | Revision history | 26 |

List of figures

| | | |
|-------------------|--|----|
| Figure 1. | Block diagram | 3 |
| Figure 2. | Configuration diagram PowerSO-10 (top view) | 4 |
| Figure 3. | Current and voltage conventions | 5 |
| Figure 4. | t_{reset} definition | 8 |
| Figure 5. | t_{stby} definition | 8 |
| Figure 6. | Current sense delay characteristics | 11 |
| Figure 7. | Openload off-state delay timing | 11 |
| Figure 8. | Switching characteristics | 12 |
| Figure 9. | Output stuck to V_{CC} detection delay time at FR_Stby activation | 12 |
| Figure 10. | Delay response time between rising edge of output current and rising edge of current sense | 13 |
| Figure 11. | Output voltage drop limitation | 13 |
| Figure 12. | Device behavior in overload condition | 14 |
| Figure 13. | Off-state output current | 16 |
| Figure 14. | High level input current | 16 |
| Figure 15. | Input clamp voltage | 16 |
| Figure 16. | Low level input voltage | 16 |
| Figure 17. | High level input voltage | 16 |
| Figure 18. | Input hysteresis voltage | 16 |
| Figure 19. | On-state resistance vs T_C | 17 |
| Figure 20. | On-state resistance vs V_{CC} | 17 |
| Figure 21. | Turn-on voltage slope | 17 |
| Figure 22. | Turn-off voltage slope | 17 |
| Figure 23. | I_{LIMH} vs T_C | 17 |
| Figure 24. | Application schematic | 18 |
| Figure 25. | Maximum turn off current versus inductance | 19 |
| Figure 26. | PowerSO-10 PCB | 20 |
| Figure 27. | R_{thJA} vs PCB copper area in open box free air condition | 20 |
| Figure 28. | PowerSO-10 thermal impedance junction ambient single pulse | 21 |
| Figure 29. | Thermal fitting model of a single channel HSD in PowerSO-10 | 21 |
| Figure 30. | PowerSO-10 package dimensions | 23 |
| Figure 31. | PowerSO-10 tube shipment (no suffix) | 25 |
| Figure 32. | PowerSO-10 tape and reel shipment (suffix "TR") | 25 |

List of tables

| | | |
|------------------|---|----|
| Table 1. | Pin function | 3 |
| Table 2. | Suggested connections for unused and not connected pins | 4 |
| Table 3. | Absolute maximum ratings | 5 |
| Table 4. | Thermal data | 6 |
| Table 5. | Power section | 6 |
| Table 6. | Switching ($V_{CC} = 24\text{ V}$, $T_J = 25\text{ }^{\circ}\text{C}$) | 7 |
| Table 7. | Logic inputs | 7 |
| Table 8. | Protections and diagnostics | 8 |
| Table 9. | Current sense ($8\text{ V} < V_{CC} < 36\text{ V}$) | 9 |
| Table 10. | Openload detection ($V_{FR_Stby} = 5\text{ V}$) | 10 |
| Table 11. | Truth table | 14 |
| Table 12. | Electrical transient requirements (part 1) | 15 |
| Table 13. | Electrical transient requirements (part 2) | 15 |
| Table 14. | Electrical transient requirements (part 3) | 15 |
| Table 15. | Thermal parameters | 22 |
| Table 16. | PowerSO-10 mechanical data | 24 |
| Table 17. | Document revision history | 26 |

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved