

500 mA, high performance low dropout linear regulator

Features



DFN8 (3 x 3 mm)

- Input voltage range: 2.7 V to 6.5 V
- Very low output voltage noise: 13 μ V_{RMS}/V_{OUT}
- Low quiescent current: 48 μ A typical
- 500 mA guaranteed output current
- Fast start-up time: 50 μ s
- High PSRR: 65 dB at 100 Hz
- -40 °C to 125 °C ambient operative temperature range
- Very low dropout: 190 mV at max. I_{OUT}
- Adjustable (from 1.25 V to 6 V) or fixed output voltage on request (from 1.0 V to 4.3 V)
- Stable with low ESR capacitor: min. 2 μ F
- Current limit and thermal protections
- DFN8 (3 x 3 mm) standard for industrial

Maturity status link

LDLN050

Applications

- Low noise POL
- Wireless communication
- Industrial applications

Description

The **LDLN050** is a 500 mA LDO regulator, designed to be used in several environments. The **LDLN050** has a very low-resistance pass element (PMOS) that is even very fast during the turn-on.

Thanks to its low-noise design, the **LDLN050** can be used to supply noise sensitive circuits such as sensors, MCUs and wireless ICs in industrial applications.

The LDO low current consumption (typically 48 μ A) is also used on battery-supplied applications.

On the adjustable version, the output voltage can be set to any desired value between 1.25 V and 6 V. Fixed voltage versions, between 1.0 V and 4.3 V (with 0.1 V step) can be provided upon request.

On the fixed voltage versions only, an external capacitor can be connected to C_{NR} pin to further reduce the noise on the regulated output voltage.

The **LDLN050** is available in DFN8 (3 x 3 mm) package.

1 Diagram

Figure 1. Block diagram, adjustable version





Figure 2. Block diagram, fixed version



2 Pin configuration

Figure 3. Pin connection, DFN8 – 3 x 3 (top view)




Table 1. Pin description

Pin	Symbol	Function
1	OUT	Output pin
2	N.C.	Not internally connected
3	FB (ADJ) NR (FIXED)	Feedback pin on adjustable version Noise reduction on fixed version
4	GND	Ground connection
5	EN	Enable pin logic input: Low=shutdown, High=active This pin is not internally pulled up. Don't leave floating.
6	N.C.	Not internally connected
7	N.C.	Not internally connected
8	IN	Input pin
Exp. Pad.	Exposed thermal Pad	Must be connected to GND

3 Typical application diagram

Figure 4. Typical application circuit for adjustable version





Figure 5. Typical application circuit for fixed output version



4 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{IN}	Input voltage pin	-0.3 to 7	V
V_{EN}	Enable pin	-0.3 to $V_{IN} + 0.3$	V
V_{OUT}	DC output voltage	-0.3 to $V_{IN} + 0.3$	V
V_{FB}	Feedback pin	-0.3 to 1.6	V
I_{OUT}	Output current	Internally limited	A
P_{DIS}	Maximum Power dissipation	Refer to Table 3. Thermal data	W
T_{ST}	Storage temperature range	-55 to 150	°C
T_j	Operating Junction temperature range	-40 to 150	°C

Note: *Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.*

Table 3. Thermal data

Symbol	Parameter	DFN8 3x3 mm	Unit
R_{thJA}	Thermal resistance junction-ambient	51	°C/W
Ψ_{J-T}	Thermal characterization parameter junction to top of package	2.4	°C/W

Note: *JEDEC 2S2P (4L) board as per JESD 51-7 with two thermal vias.*

Table 4. Electrostatic discharge

Symbol	Parameter	DFN8 3x3	Unit
HBM	Human Body Model	+/-2000	V

5 Electrical characteristics

If not differently specified, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, typical values refer to $T_J = +25^{\circ}\text{C}$, $V_{IN} = V_{OUT} + 0.5\text{ V}$ or 2.7 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $C_{NR} = 10\text{ nF}$.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions		Min.	Typ.	Max.	Unit
V_{IN}	Operating input voltage ⁽¹⁾			2.7		6.5	V
V_{ADJ}	Reference voltage for Adj	$T_{AMB} = 25^{\circ}\text{C}$		1.196	1.208	1.22	V
V_{OUT}	Output voltage range			V_{ADJ}		6	V
	Output voltage accuracy ⁽¹⁾	$1\text{ mA} < I_{OUT} < 500\text{ mA}$ $V_{OUT} + 0.5\text{ V} < V_{IN} < 6.5\text{ V}$ $V_{OUT} > 2.2\text{ V}$		-2		2	%
		$1\text{ mA} < I_{OUT} < 500\text{ mA}$ $V_{OUT} + 0.5\text{ V} < V_{IN} < 6.5\text{ V}$ V_{OUT} up to 2.2 V		-3		3	%
		Line regulation ⁽¹⁾		$V_{OUT} + 0.5\text{ V} < V_{IN} < 6.5\text{ V}$		0.02	%/V
	Load Regulation	$0.5\text{ mA} < I_{OUT} < 500\text{ mA}$			0.005		%/mA
V_{DO}	Dropout Voltage ⁽²⁾	$I_{OUT} = 500\text{ mA}$			190	500	mV
I_{LIM}	Output current limit	$V_{OUT} = 0.9 \times V_{OUTNOM}$, $V_{IN} = V_{OUTNOM} + 0.9\text{ V}$, $V_{IN} > 2.7\text{ V}$		800			mA
I_{GND}	Ground pin current	$I_{OUT} = 10\text{ mA}$			48	65	μA
		$I_{OUT} = 500\text{ mA}$			70	120	
I_{SHDN}	Shutdown current	$V_{EN} = 0\text{ V}$				1	μA
I_{FB}	Feedback pin current (Adj)	$V_{OUTNOM} = 1.2\text{ V}$		-0.5		0.5	μA
P_{SRR}	Power supply rejection ratio	$V_{IN} = 4.3\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $C_{NR} = 10\text{ nF}$ $I_{OUT} = 100\text{ mA}$	$F = 100\text{ Hz}$		65		dB
					47		
			$F = 1\text{ KHz}$		45		dB
					38		
V_{NOISE}	Output noise	$BW = 10\text{ Hz to } 100\text{ KHz}$, $V_{OUT} = 2.8\text{ V}$, $C_{NR} = 10\text{ nF}$		$13 \times V_{OUT}$			μV_{RMS}
			$BW = 10\text{ Hz to } 100\text{ KHz}$, $V_{OUT} = 2.8\text{ V}$, no CNR		$25 \times V_{OUT}$		
T_{STR}	Start-up time $V_{OUT} = 10\%$ to 90%	Without CNR			45		μsec
		$CNR = 1\text{ nF}$			45		
		$CNR = 10\text{ nF}$			50		
		$CNR = 47\text{ nF}$			50		
$V_{EN(H)}$	Enable input logic level High			1.2			V
$V_{EN(L)}$	Enable input logic level Low					0.4	V
I_{EN}	Enable pin current ($EN = H$)	$V_{EN} = V_{IN} = 6.5\text{ V}$			0.03	1	μA

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
UVLO	Undervoltage lockout	V_{IN} rising	1.9	2.2	2.65	V
V_{HYS}	UVLO Hysteresis	V_{IN} falling		0.07		V
T_{op}	Operating ambient temperature range		-40		125	°C
T_{SD}	Thermal shutdown temperature	High temp threshold		165		°C
		Thermal hysteresis		20		

1. Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.7 V, whichever is greater.
2. Input voltage = $V_{OUTNOM} - 100$ mV. This specification does not apply to $V_{OUTNOM} < 2.8$ V.

6 Typical characteristics

$C_{IN} = 1 \mu F$, $C_{OUT} = 2.2 \mu F$, $V_{EN} = V_{IN} = 3.8 V$, $V_{OUT} = 3.3 V$, $T_j = 25^\circ C$ unless otherwise specified.

Figure 6. Output voltage vs. temperature ($I_{OUT} = 1 \text{ mA}$)




Figure 7. Output voltage vs. temperature ($I_{OUT} = 500 \text{ mA}$)




Figure 8. Line regulation vs. temperature




Figure 9. Load regulation vs. temperature




Figure 10. Quiescent current vs. temperature




Figure 11. Quiescent current vs. load current










Figure 12. Supply current vs. input voltage

Figure 13. Off-state current vs. temperature

Figure 14. Dropout voltage vs. temperature

Figure 15. Dropout voltage vs. load current

Figure 16. Short circuit current vs. temperature

Figure 17. Enable thresholds vs. temperature








Figure 18. UVLO thresholds vs. temperature

Figure 19. Enable pin current vs. temperature

Figure 20. PSRR vs. Frequency (no C_{NR})

Figure 21. PSRR vs. frequency ($C_{NR} = 10 \text{ nF}$)

Figure 22. Output noise spectrum ($C_{NR} = 10 \text{ nF}$)

Figure 23. Output noise spectrum vs. C_{NR}










Figure 24. Line transient

Figure 25. Load transient

Figure 26. Startup transient

Figure 27. Enable startup ($C_{NR} = 1\text{nF}$)

Figure 28. Enable startup ($C_{NR} = 2.2\text{nF}$)

Figure 29. Enable startup ($C_{NR} = 10\text{nF}$)


Figure 30. Enable startup ($C_{NR} = 47 \text{ nF}$)

Figure 31. Tested stability area


7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 DFN8 3 x 3 package information

Figure 32. DFN8 3x3 package drawing outline




Table 6. DFN8 3x3 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.80	0.85	0.90
A1	0.00		0.05
A3	0.203 Ref.		
b	0.25	0.30	0.35
D	2.95	3.00	3.05
D2	1.65	1.75	1.85
e	0.65 BSC		
E	2.95	3.00	3.05
E2	1.40	1.50	1.60
L	0.30	0.40	0.50
K	0.35 Ref.		
N	8		

7.2 DFN8 (3 x 3 mm) packing information

Figure 33. DFN8-3x3 tape outline





Table 7. DFN8-3x3 tape mechanical data

Dim.	mm
	Value
Ao	3.30 ±0.10
Bo	3.30 ±0.10
Ko	1.10 ±0.10

Figure 34. DFN8-3x3 reel outline



8 Ordering information

Table 8. Order code

Order codes	DFN8 3x3		
	Marking	Grade	Output voltage
LDLN050PUR	LI50AD	Industrial	ADJ
LDLN050PU18R	LI5018	Industrial	1.8 V
LDLN050PU25R	LI5025	Industrial	2.5 V
LDLN050PU33R	LI5033	Industrial	3.3 V

Revision history

Table 9. Document revision history

Date	Revision	Changes
10-Jan-2019	1	Initial release.
13-Jun-2019	2	Added new order code LDLN050PU33 in Table 9. Order code and new package mechanical data Figure 33. DFN8 3x3 package drawing outline - option B.
07-Sep-2021	3	Updated figure, features, applications and description on the cover page. Updated Section 7.1 DFN8 3 x 3 package information and Table 8. Order code
13-Sep-2021	4	Updated features on the cover page.
12-Dec-2023	5	Updated Table 8

Contents

1	Diagram	2
2	Pin configuration	3
3	Typical application diagram	4
4	Maximum ratings	5
5	Electrical characteristics	6
6	Typical characteristics	8
7	Package information	13
7.1	DFN8 3 x 3 package information	13
7.2	DFN8 (3 x 3 mm) packing information	15
8	Ordering information	17
Revision history		18

List of tables

Table 1.	Pin description	3
Table 2.	Absolute maximum ratings	5
Table 3.	Thermal data	5
Table 4.	Electrostatic discharge	5
Table 5.	Electrical characteristics	6
Table 6.	DFN8 3x3 mechanical data	14
Table 7.	DFN8-3x3 tape mechanical data	15
Table 8.	Order code	17
Table 9.	Document revision history	18

List of figures

Figure 1.	Block diagram, adjustable version	2
Figure 2.	Block diagram, fixed version	2
Figure 3.	Pin connection, DFN8 – 3 x 3 (top view).	3
Figure 4.	Typical application circuit for adjustable version	4
Figure 5.	Typical application circuit for fixed output version	4
Figure 6.	Output voltage vs. temperature ($I_{OUT} = 1 \text{ mA}$).	8
Figure 7.	Output voltage vs. temperature ($I_{OUT} = 500 \text{ mA}$).	8
Figure 8.	Line regulation vs. temperature	8
Figure 9.	Load regulation vs. temperature	8
Figure 10.	Quiescent current vs. temperature	8
Figure 11.	Quiescent current vs. load current	8
Figure 12.	Supply current vs. input voltage	9
Figure 13.	Off-state current vs. temperature	9
Figure 14.	Dropout voltage vs. temperature	9
Figure 15.	Dropout voltage vs. load current	9
Figure 16.	Short circuit current vs. temperature	9
Figure 17.	Enable thresholds vs. temperature	9
Figure 18.	UVLO thresholds vs. temperature	10
Figure 19.	Enable pin current vs. temperature	10
Figure 20.	PSRR vs. Frequency (no C_{NR})	10
Figure 21.	PSRR vs. frequency ($C_{NR} = 10 \text{ nF}$)	10
Figure 22.	Output noise spectrum ($C_{NR} = 10 \text{ nF}$)	10
Figure 23.	Output noise spectrum vs. C_{NR}	10
Figure 24.	Line transient	11
Figure 25.	Load transient	11
Figure 26.	Startup transient	11
Figure 27.	Enable startup ($C_{NR} = 1 \text{ nF}$)	11
Figure 28.	Enable startup ($C_{NR} = 2.2 \text{ nF}$)	11
Figure 29.	Enable startup ($C_{NR} = 10 \text{ nF}$)	11
Figure 30.	Enable startup ($C_{NR} = 47 \text{ nF}$)	12
Figure 31.	Tested stability area	12
Figure 32.	DFN8 3x3 package drawing outline	13
Figure 33.	DFN8-3x3 tape outline	15
Figure 34.	DFN8-3x3 reel outline	16

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved