

## STSAFE-TPM ST33TPHF2XI2C: TPM 2.0 device with an I<sup>2</sup>C interface



VFQFPN32 5 × 5 mm

#### Product status link

ST33TPHF2XI2C

#### **Features**

#### **TPM features**

- Flash-memory-based trusted platform module (TPM)
- Compliant with Trusted Computing Group (TCG) Trusted Platform Module (TPM) Library specifications 2.0, Level 0, Revision 138 - errata 1.12 and TCG PC Client Specific TPM Platform Specifications 1.04 rev 37
- Fault-tolerant firmware loader that keeps the TPM fully functional when the loading process is interrupted (self-recovery)
- SP800-193 compliant for protection, detection and recovery requirements
- Targeted certifications:
  - CC according to TPM 2.0 PP at EAL4+ (augmented with AVA\_VAN.5 and ALC\_FLR.1)
  - FIPS 140-2 level 2 (physical security level 3)
  - TCG certification
- I<sup>2</sup>C support at up to 400 kHz
- Supports up to 4 GPIOs mapped with NV storage indices.

#### Hardware features

- Highly reliable Flash memory technology
- Extended temperature range: -40 °C to 105 °C
- ESD protection up to 4 kV (HBM) and 750 V (CDM)
- 1.8 V or 3.3 V supply voltage range

#### **Security features**

- · Active shield and environmental sensors
- · Monitoring of environmental parameters (power)
- · Hardware and software protection against fault injection
- FIPS SP800-90A and AIS20-compliant deterministic random-bit generator (DRBG)
- FIPS SP800-90B and AIS31-compliant true random-number generator (TRNG)
- Cryptographic algorithms:
  - RSA key generation (1024, 2048 or 3072 bits)
  - RSA signature (RSASSA-PSS, RSASSA-PKCS1v1 5)
  - RSA encryption (RSAES-OAEP, RSAESPKCS1-v1\_5)
  - SHA-1, SHA-2 (256 and 384 bits), SHA-3 (256 and 384 bits)
  - HMAC SHA-1, SHA-2, and SHA-3
  - AES-128, 192, and 256 bits
  - TDES 192 bits
  - ECC (NIST P-256, P-384 curves): key generation, ECDH, and ECDSA, ECSchnorr
  - ECDAA (BN-256 curve)
- Device provided with 3 endorsement keys (EK) and EK certificates (RSA2048, ECC NIST P 256 and ECC NIST P 384)
- Device provisioned with three 2048-bit RSA key pairs to reduce the TPM provisioning time



## **Product compliance**

- Compliant with Microsoft® Windows® Internet of things (IoT) core
- Compliant with Linux® drivers
- Compliant with the TCG test suite for TPM 2.0

DS14167 - Rev 1 page 2/30



## 1 Description

The STSAFE-TPM (Trusted Platform Module) family offers a broad portfolio of standardized solutions for embedded, PC, mobile and computing applications.

It includes turnkey products compliant with the Trusted Computing Group (TCG) standards that provide services to protect the confidentiality, integrity and authenticity of information and devices.

The STSAFE-TPM products are easy to integrate thanks to the variety of supported interfaces and the availability of TPM ecosystem software solutions.

These products are all Common Criteria (EAL4+) and FIPS certified.

The ST33TPHF2XI2C is based on a smartcard-class secure MCU.

The ST33TPHF2XI2C offers an I<sup>2</sup>C interface compliant with the TCG PC Client TPM Profile specifications.

The ST33TPHF2XI2C product offers resilience services during the TPM firmware upgrade process, and self-recovery of TPM firmware and critical data upon failure detection.

The ST33TPHF2XI2C operates in the -25 to +85 °C commercial temperature range at 1.8 V, or in the -40 °C to 105 °C extended temperature range at 3.3 V.

The device is offered in VFQFPN32 ECOPACK2 packages. ECOPACK is an ST trademark.




DS14167 - Rev 1 page 3/30



# Pin and signal description

The figure below gives the pinout of the VFQFPN32 package in which the devices are delivered. The table below describes the associated signals.

Figure 1. VQFN32 pinout



**Table 1. Pin descriptions** 

Signal	Туре	Description			
VPS	Input	<b>Power supply</b> . This pin must be connected to the 1.8 V or 3.3 V DC power rail supplied by the motherboard.			
GND	Input	ID has to be connected to the main motherboard ground.			
SDA	Bidir	I2C serial data (open drain with no weak pull-up resistor)			
SCL	Input	I2C serial clock (open drain with no weak pull-up resistor)			
IRQ	Output	Q used by the TPM to generate an interrupt			
RESET	Input	Reset used to re-initialize the device			
GPIO_C	Input/output	General-purpose input/output. Defaults to low. GPIO Function could be modified by activating GPIO mapped with NV storage Indices feature.			
GPIO_D	Input/output	General-purpose input/output. Defaults to low. GPIO Function could be modified by activating GPIO mapped with NV storage Indices feature.			
GPIO_PP	Input	<b>Physical Presence</b> , active high, internal pull-down. Used to indicate Physical Presence to the TPM. GPIO Function could be modified by activating GPIO mapped with NV storage Indices feature.			
GPIO_LP	Input	By default: Used for activation and deactivation of the TPM Standby mode (TPMLowPowerByGpio). The GPIO function could be modified by activating GPIOs mapped on the NV storage index feature.			
NiC	-	<b>Not internally connected</b> : not connected to the die. May be left unconnected, but has no impact on the TPM if connected.			

Note: The VQFN32

The VQFN32 package has a central pad (PIN33) on the bottom, which is not connected to the die. This pin does not impact the TPM, be it connected or not.

DS14167 - Rev 1 page 4/30



## 3 I<sup>2</sup>C interface protocol

### 3.1 Compliance and features

The ST33TPHF2XI2C TPM device is compliant with [PTP 2.0 r1.04], with the following options:

- Bus speed must be in the range of 10 kbits to 400 kbits.
- 10-bit slave addressing is not supported.
- Slave address reconfiguration is supported in the range of 0x08 to 0x77.
- Clock stretching is not used.
- 1.8 V and 3.3 V are supported.
- Five localities are supported.
- The minimum guard time is 20 μs.
- Supported interrupts are "Locality Change" and "Data Available".
- The burst count is dynamic, with a maximum burst of 1936 bytes.
- · Data checksum is supported.

## 3.2 Register space addresses

The I<sup>2</sup>C TPM registers are used to map the FIFO TPM 2.0 interface to TPM 2.0 implementations where I<sup>2</sup>C is the host interface. The table below lists those registers.

Table 2. I<sup>2</sup>C TPM register overview

TPM-specific registers						
Address	Name	Length	Description	Master access		
0x00	TPM_LOC_SEL	1	Selection of the locality of the current access.	Read/Write		
0x01-0x03	Reserved	N/A	Read operations return 0xFF.	N/A		
0x04	TPM_ACCESS	1	Used to gain ownership of the TPM for this particular locality.	Read/Write		
0x05-0x07	Reserved	N/A	Read operations return 0xFF.	N/A		
0x08-0XB	TPM_INT_ ENABLE	4	Enables specific interrupts and has the global enable feature.	Read/Write		
0x0C-0x0F	Reserved	N/A	Read operations return 0xFF.	N/A		
0x10-0x13	TPM_INT_ STATUS	4	Shows which interrupt has occurred.	Read/Write		
0x14-0x17	TPM_INT_ CAPABILITY	4	Provides information about the interrupts supported by this particular TPM device.	Read-only		
0x18-0x1B	TPM_STS	4	Contains general status details.	Read/Write		
0x1C-0x1F	Reserved	N/A	Read operations return 0xFF.	N/A		
0x20	TPM_HASH_END	1	This signals the end of the hash operation. Only available when locality 4 is selected.	Write-only		
0x21-0x23	Reserved	N/A	Read operations return 0xFF.	N/A		
0x24	TPM_DATA_FIFO	TPM_STS (burst-count)	Buffer to exchange the data for commands and responses with the host. For locality 4, this is also aliased to TPM_HASH_DATA.	Read/Write		
0x25-0x27	Reserved	N/A	Read operations return 0xFF.	N/A		
0x28	TPM_HASH_START	1	This signals the start of the hash operation. Only available when locality 4 is selected <sup>(1)</sup> .	Write-only		
0x29-0x2F	Reserved	N/A	Read operations return 0xFF.	N/A		
0x30-0x33	TPM_I2C_INTERFACE_ CAPABILITY	4	I <sup>2</sup> C Interface Capability register.	Read-only		

DS14167 - Rev 1 page 5/30



TPM-specific registers					
Address Name Length Description Master acce					
0x34-0x37	Reserved	N/A	Read operations return 0xFF.	N/A	
0x38-0x39	TPM_I2C_DEVICE_ ADDRESS	2	This register is used to change the I <sup>2</sup> C device address.	Write-only	
0x3A-0x3F	Reserved	N/A	Read operations return 0xFF.	N/A	

There are two ways to access TPM\_HASH\_START: the first is to write 0x04 to TPM\_LOC\_SEL followed by the write access
to TPM\_HASH\_START; the second is to write 0x04 to TPM\_LOC\_SEL, then to write the requestUse bit in TPM\_ACCESS
followed by the write access to TPM\_HASH\_START.

### 3.3 Integration recommendations

#### 3.3.1 I<sup>2</sup>C bus access load

The I²C host driver should take both the I²C bus load and the TPM load into account. This means that TPM response availability checks have to be adapted to let enough time for the TPM to process the commands. ST recommend using the interrupt mode on "response availability" events when possible as defined in the [PTP 2.0 r1.04] specification (§7.1.8). If the interrupt mode is not possible, a polling mechanism with an incremental delay can also be used.

#### 3.3.2 NACK on TPM I<sup>2</sup>C address

In §7.2.2.1.2 "Register write with address NACK", the [PTP 2.0 r1.04] specification urges to repeat the current cycle using the correct I<sup>2</sup>C device address and not to stop after the first NACK. ST recommend that the I<sup>2</sup>C host driver repeats no less than eight times before considering the TPM I<sup>2</sup>C address NACK as true.

#### 3.3.3 Hash locality 4 delay time to process command

After the HASH\_DATA and HASH\_END register commands, the TPM device makes specific cryptographic calculations. During this time, I²C communication is not available and a NACK is sent. The unavailability duration depends on the BYTE number and the HASH command type. The example below provides measurements for an I²C frequency of 400 kHz with the default PCR configuration (SHA-256 and SHA-384 banks allocated). It is possible to optimize the number of NACKs if only the SHA-256 bank is allocated with the TPM2\_PCR\_Allocate command).

#### **Example**

32 bytes:

Hash data: < 10  $\mu$ s  $\rightarrow$  0 Nack Hash end: 3.77 ms  $\rightarrow$  85 Nack

64 bytes:

Hash data: 334  $\mu$ s  $\rightarrow$  8 Nack Hash end: 3.74  $\rightarrow$  85 Nack

128 bytes:

Hash data: 1.08 ms  $\rightarrow$  24 Nack Hash end: 3.77 ms  $\rightarrow$  85 Nack

1936 bytes:

Hash data: 13.7 ms  $\rightarrow$  311 Nack Hash end: 3.84 ms  $\rightarrow$  87 Nack

#### 3.3.4 I2C Linux driver

Refer to application note AN5714 *Integrating the ST33TPHF2xSPI and ST33TPHF2xI2C trusted platform modules with Linux*<sup>®</sup> available at for information on how to integrate the TPM product over Linux.

DS14167 - Rev 1 page 6/30



The follow table indicates where the user can find the I2C Linux driver and the TCG I2C driver.

**Table 3. Linux drivers location** 

Driver	Location
I2C Linux driver	https://github.com/STMicroelectronics/TCG-TPM-I2C-DRV/tree/5.10.y
TCG I2C driver for Linux Kernel 6.x <sup>(1)</sup>	

1. ST recommends to deactivate the checksum feature.

DS14167 - Rev 1 page 7/30



### 4 Electrical characteristics

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Users should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

## 4.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>PS</sub>	Supply voltage	-0.3 to 3.6	V
V <sub>IO</sub>	Input or output voltage relative to ground	-0.3 to V <sub>PS</sub> +0.3	٧
T <sub>A</sub>	Ambient enerating temperature	-25 to +85	°C
'A	Ambient operating temperature	-40 to +105 <sup>(1)</sup>	
T <sub>STG</sub>	Storage temperature (refer to [AN2639])	-65 to +150	°C
Veon	Electrostatic discharge voltage according to JESD22-A114, human body model	4000	V
V <sub>ESD</sub>	Electrostatic discharge voltage according to ANSI ESD STM5.3.1, charged device model	750	V

<sup>1.</sup> For the 3.3 V voltage range only.

Note:

Stresses listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 4.2 DC and AC characteristics

 $T_A$  = -40 to 105 °C (for the 3.3 V voltage range only) and  $T_A$  = -25 to 85 °C (for the 1.8 V and 3.3 V voltage ranges).

The voltage ( $V_{PS}$ ) on all inputs or outputs must not exceed one of the two authorized ranges: 1.8 V ±10% or 3.3 V ±10%.

Table 5. DC characteristics ( $V_{PS} = 1.8 \text{ V or } 3.3 \text{ V} \pm 10\%$ )

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low voltage	-	-0.3	-	0.2 × V <sub>PS</sub>	V
V <sub>IH</sub>	Input high voltage	-	0.7 × V <sub>PS</sub>	-	V <sub>PS</sub> + 0.3	V
	Input low current in high Impedance mode	0 V < V <sub>IL</sub> < 0.2 × V <sub>PS</sub>	-10	-	10	
I <sub>IL</sub>	Input low current in Weak Pull-up mode (V <sub>PS</sub> = 1.8 V±10%)	0 V < V <sub>IL</sub> < 0.2 × V <sub>PS</sub>	-500	-	1000	μA
	Input low current in Weak Pull-up mode (V <sub>PS</sub> = 3.3 V±10%)	0 V < V <sub>IL</sub> < 0.2 × V <sub>PS</sub>	-500	-	-	
	Input high current in high Impedance mode	0.7 × V <sub>PS</sub> < V <sub>IH</sub> < V <sub>PS</sub>	-10	-	10	
I <sub>IH</sub>	Input high current in Weak Pull-down mode (V <sub>PS</sub> = 1.8 V±10%)	0.7 × V <sub>PS</sub> < V <sub>IH</sub> < V <sub>PS</sub>	-20	-	20	μA
	Input high current in Weak Pull-down mode (V <sub>PS</sub> = 3.3 V±10%)	0.7 × V <sub>PS</sub> < V <sub>IH</sub> < V <sub>PS</sub>	-30	-	30	

DS14167 - Rev 1 page 8/30



Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = −1 mA	0.75 × V <sub>PS</sub>	-	V <sub>PS</sub>	V
V <sub>OL</sub>	Output low voltage (V <sub>PS</sub> = 1.8 V±10%)	Ι <sub>ΟL</sub> = 500 μΑ	0	-	0.15 × V <sub>PS</sub>	V
	Output low voltage (V <sub>PS</sub> = 3.3 V±10%)	I <sub>OL</sub> = 1 mA	0	-	0.15 × V <sub>PS</sub>	V
POR	Power on reset voltage <sup>(1)</sup>	-	-	1.45	1.61	V
$PD_R$	Pull-down resistor	-	-	10	-	kΩ
PUR	Pull-up resistor	-	-	100	-	kΩ

V<sub>PS</sub> voltage from which the device starts to run or V<sub>PS</sub> voltage below which the device starts to switch off during a shutdown.

#### 4.3 Overshoot

The TPM has been tested in accordance with JEDEC standard JESD78D.

- Tolerated overshoot: 1.5 ×V<sub>PS</sub>
- Maximum time during overshoot: 10 ms.

## 4.4 Performance and power consumption characteristics

The values provided in the table below were measured at  $T_A$  = -40 to 105 °C (for the 3.3 V voltage range only) and  $T_A$  = -25 to 85 °C (for the 1.8 V and 3.3 V voltage ranges).

Table 6. Power-on and warm reset timing characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t <sub>WL</sub>	RESET pin low state pulse width for reset	-	1	-	-	ms
t <sub>INIT</sub>	Minimum time for TPM_ACCESS_x registers to contain valid data from TPM reset	-	-	-	25	ms
t <sub>CMD</sub>	Time required before sending first TPM command from TPM reset	-	-	-	30	ms
t <sub>POR_RST</sub>	POR to reset time	C <sub>LOAD</sub> = 30 pF	-	200	-	μs
t <sub>Init_stb</sub>	Wakeup time from Standby	-	-	-	150	μs

Table 7. Power consumption characteristics

The values provided in the table below were measured at  $T_A$  = 25 °C.

Symbol	Parameter	Тур.	Max.	Unit
I <sub>CC</sub> Run	Normal TPM operation	-	17.5	mA
I <sub>CC</sub> Idle	Supply current when not processing any commands.	4	-	mA
I <sub>CC</sub> Standby	Supply current when the device is in Deep Sleep mode <sup>(1)</sup> .	60	-	μA

<sup>1.</sup> Activated by default. See Proprietary commands and Technical features.

DS14167 - Rev 1 page 9/30



Figure 2. Power on and warm reset sequence





Figure 3. Standby sequence



DS14167 - Rev 1 page 10/30



## 4.5 I<sup>2</sup>C characteristics

Table 8. I<sup>2</sup>C characteristics

Symbol	Parameter	Min.	Max.	Unit
f <sub>SCL</sub>	SCL clock frequency	10	400	kHz
t <sub>LOW</sub>	Low period of the SCL clock	1.3	-	μs
t <sub>HIGH</sub>	High period of the SCL clock	0.6	-	μs
t <sub>SU;STA</sub>	Setup time for a repeated Start condition	0.6	-	μs
t <sub>r</sub>	Rise time of the SDA or SCL signal	20	300	ns
t <sub>f</sub>	Fall time of the SDA or SCL signal (VPS = 3.3 V)	12	300	ns
4	Fall time of SCL (VPS = 1.8 V)	6	300	115
$t_{\text{VD};\text{DAT}}$	Data valid time	-	0.9	μs
$t_{VD;ACK}$	Data valid acknowledge time	-	0.9	μs
t <sub>SU;STO</sub>	Setup time for a Stop condition	0.6	-	μs
t <sub>SU;DAT</sub>	Data setup time	100	-	ns
t <sub>HD;DATA</sub>	Data hold time	0	-	ns
t <sub>HD;STA</sub>	Hold time for a (repeated) Start condition	0.6	-	μs
t <sub>Start</sub>	t <sub>HD;STA</sub> + t <sub>LOW</sub>	1.9	-	μs

Figure 4. I<sup>2</sup>C bus protocol





Figure 5. Typical application with I<sup>2</sup>C bus and timing diagram



DS14167 - Rev 1 page 11/30



### 4.6 AC measurement conditions

#### Table 9. AC measurement conditions

 $T_A$  = -40 to 105 °C (for the 3.3 V voltage range only) and  $T_A$  = -25 to 85 °C (for the 1.8 V and 3.3 V voltage ranges).

f = 1 MHz, unless otherwise specified.


Parameter	Value <sup>(1)</sup>
Input rise and fall times	10 ns max
Input pulse voltage	V <sub>IL</sub> to V <sub>IH</sub>
Input timing reference voltage	0.5 × V <sub>PS</sub>
Output timing reference voltage	V <sub>OL</sub> to V <sub>OH</sub>

1. Measurement points are at CMOS levels: 0.3  $\times$  V<sub>PS</sub> and 0.7  $\times$  V<sub>PS</sub>.

Figure 6. AC testing input/output waveforms



Figure 7. AC testing load circuit



C<sub>L</sub> includes JIG capacitance

DS14167 - Rev 1 page 12/30




# Integration guidance

## 5.1 Typical hardware implementation

The Physical Presence (PP) pin should be connected if platform implementation (at boot level) uses a hardware physical presence function.

The figure below shows the hardware implementation for the VFQFPN32 package.

Figure 8. Typical hardware implementation (VFQFPN32 package)




DS14167 - Rev 1 page 13/30



## 5.2 Power supply filtering

As mentioned in Section 2 Pin and signal description, the power supply of the circuit must be filtered using the circuit shown in the figure below.

Figure 9. Mandatory filtering capacitors on V<sub>PS</sub>



1. 10  $\mu$ F and 100 nF are recommended values. The minimum required capacitor value is 2.1  $\mu$ F (2  $\mu$ F in parallel with 100 nF).

Table 10. Maximum V<sub>PS</sub> rising slope

Symbol	Parameter	Value	Unit
S <sub>VPS</sub>	Maximum VPS rising slope	3.3	V/µs

DS14167 - Rev 1 page 14/30



# 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 6.1 VFQFPN32 package information

VFQFPN32 is a 32-lead, 5 × 5 mm, 0.5 mm pitch, very thin fine pitch quad flat pack no-lead package.





Figure 10. VFQFPN32 - outline



1. Drawing is not to scale.

DS14167 - Rev 1 page 15/30



Table 11. VFQFPN32 - mechanical data

Symbol	millimeters			inches <sup>(1)</sup>			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.800	0.900	1.000	0.0315	0.0354	0.0394	
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020	
A3	-	0.200	-	-	0.0079	-	
b	0.180	0.250	0.300	0.0071	0.0098	0.0118	
D	4.850	5.000	5.150	0.1909	0.1969	0.2028	
D2	3.500	3.600	3.700	0.1378	0.1417	0.1457	
E	4.850	5.000	5.150	0.1909	0.1969	0.2028	
E2	3.500	3.600	3.700	0.1378	0.1417	0.1457	
е	-	0.500	-	-	0.0197	-	
L	0.300	0.400	0.500	0.0118	0.0157	0.0197	
ddd	-	-	0.050	-	-	0.0020	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 11. VFQFPN32 - recommended footprint 5.30 3.80 0.60 3.45 3.80 5.30 0.50 8 0.30 17 0.75 All dimensions are in millimeters.

page 16/30



## 6.2 Thermal characteristics of packages

The table below provides the thermal characteristics of the VFQFPN32 package.

**Table 12. Thermal characteristics** 

Parame	Symbol	Value	
	Ambient temperature	T <sub>A</sub>	−40 to 105 °C
Recommended operating temperature range	Case temperature	T <sub>C</sub>	-
	Junction temperature	TJ	−43 to 108 °C
Absolute maximum junction temperature	-	125 °C	
Maximum power dissipation	-	63 mW	
	Junction to ambient thermal resistance	$\theta_{JA}^{(1)}$	35.8 at 0 lfpm (2)
Theta-JA, -JB and -JC	Junction to case thermal resistance	$\theta_{JC}$	1.48 at 0 lfpm <sup>(2)</sup>
	Junction to board thermal resistance	$\theta_{JB}$	13.9 at 0 lfpm <sup>(2)</sup>

<sup>1.</sup> According to JESD51-2 (still air condition).

DS14167 - Rev 1 page 17/30

<sup>2.</sup> Linear feet per minute.



# 7 Delivery packing

Surface-mount packages can be supplied with tape and reel packing. The reels have a 13" typical diameter. Reels are in plastic, either anti-static or conductive, with a black conductive cavity tape. The cover tape is transparent anti-static or conductive.

The devices are positioned in the cavities with the identifying pin (normally Pin "1") on the same side as the sprocket holes in the tape.

The STMicroelectronics tape and reel specifications are compliant with the EIA 481-A standard specification.

Table 13. Packages on tape and reel

Package	Description	Tape width	Tape pitch	Reel diameter	Quantity per reel
VFQFPN32	Very thin fine pitch quad flat pack no-lead package	12 mm	8 mm	13 in.	3000

Figure 12. Reel diagram




Table 14. Reel dimensions

Reel size	Tape width	A Max.	B Min.	С	D Min.	G Max.	N Min.	T Max.	Unit
13"	16	330	1.5	13 ±0.2	20.2	16.4 +2/-0	100	22.4	
	12	330				12.6		18.4	mm

DS14167 - Rev 1 page 18/30



Section Y - Y

User direction of feed

Figure 13. Embossed carrier tape for VFQFPN32 5 × 5 mm

1. Drawing is not to scale.

Figure 14. Chip orientation in the embossed carrier tape for VFQFPN32 5 × 5 mm




Table 15. Carrier tape dimensions for VFQFPN32 5 × 5 mm

Package	A0	В0	K0	D1 Min.	Р	P2	D	P0	E	F	W	T Max.	Unit
VFQFPN 5×5	5.25 ±0.1	5.25 ±0.1	1.1 ±0.1	1.5	8 ±0.1	2 ±0.1	1.55 ±0.05	4 ±0.1	1.75 ±0.1	5.5 ±0.1	12 ±0.3	0.3 ±0.05	mm


DS14167 - Rev 1 page 19/30



# 8 Package marking information

The figure below illustrates the typical marking of the VFQFPN32 device package.

Figure 15. VFQFPN32 device package marking area



- A: Marking area
- B: Assembly plant
- C: BE sequence
- D: Diffusion plant
- E: Country of origin
- F: Assembly year
- G: Assembly week
- H: Second-level interconnect (JESD97)
- I: ST logo
- J: Marking area 2 digits
- K: Dot

For both packages, the 6-digit 'A' marking area is equal to "PXYZZZ", with:

- Y = Hardware revision
- ZZZ = Product identifier

DS14167 - Rev 1 page 20/30



# 9 Ordering information

**Table 16. Ordering information** 

Ordering code	Firmware version	TPM Library	Package	Marking A	Product status
ST33HTPH2X32AHE1	0x00.02.02.00 (1.512)	1.38	VEOEDN32	PXAHE1	Active (recommended for new design)
ST33HTPH2X32AHD5	0x00.02.01.10 (1.272)	1.38	VFQFPN32	PXAHD5	Active

Note:

A technical note describing the evolutions between the different firmware versions is available through e-mail support or the sales channels.

DS14167 - Rev 1 page 21/30



# 10 Support and information

Additional information regarding ST TPM devices can be obtained from the www.st.com website.

For any specific support information you can contact STMicroelectronics through the following e-mail: TPMsupport@list.st.com.

STMicroelectronics has put in place a Product Security Incident Response Team (ST PSIRT). We encourage you to report any potential security vulnerability that you might suspect in our products through the ST PSIRT web page: https://www.st.com/psirt.

DS14167 - Rev 1 page 22/30



# **Appendix A Terms and abbreviations**

Table 17. List of abbreviations

Term	Meaning
AES	Advanced Encryption Standard
CA	Certificate authority
СС	Common Criteria
DAM	Dictionary attack mitigation mechanism
Data byte	Byte from the TPM command or answer or register value.
DES	Data Encryption Standard
EC	Elliptic curve
ECC	Elliptic curve cryptography
ECDDA	Elliptic curve direct anonymous attestation
ECDH	Elliptic curve Diffie-Hellman
ECDSA	Elliptic curve digital signature algorithm
ECSchorr	Elliptic curve with Schnorr signature code
EK	Endorsement key
eps	Endorsement primary seed
FIPS	Federal Information Processing Standard
FU	Firmware update
GPIO	General-purpose I/O
HLK	Hardware Lab Kit (Windows®)
НМАС	Keyed-Hashing for Message Authentication
I <sup>2</sup> C	Inter-integrated circuit
Ifpm	Linear feet per minute
HSM	Hardware security module
HWINTF	Hardware interface layer in the TPM's internal firmware; used to drive communication.
NIST	National Institute of Standards and Technology
NV	Non-volatile (memory)
OAEP	Optimal asymmetric encryption padding
OEM	Original equipment manufacturer
OIAP	Object-Independent Authorization Protocol
OSAP	Object Specific Authorization Protocol
PCR	Platform Configuration register
PKCS	Public-key cryptography standards
PKI	Public-key infrastructure
PSS	Probabilistic signature scheme
RSA	Rivest Shamir Adelman
RSAES	Rivest Shamir Adelman encryption/decryption scheme
RSASSA	Rivest Shamir Adelman signature scheme with appendix
RTM	Root of trust for measurement
RTR	Root of trust for reporting

DS14167 - Rev 1 page 23/30



Term	Meaning
SHA	Secure Hash algorithm
SRK	Storage root key
TCG	Trusted Computed Group
TDES	Triple data encryption standard
TIS	TPM interface specification
TPM	Trusted Platform Module
TPME	TPM manufacturer
Transaction bytes	All bytes from a TPM command or TPM answer.
TSS	TPM software stack

DS14167 - Rev 1 page 24/30



## **Appendix B Referenced documents**

The following materials are to be used in conjunction with or are referenced by this document.

[TPM 2.0 P1 r138] TPM Library, Part 1, Architecture, Family 2.0, rev 1.38, TCG
[TPM 2.0 P2 r138] TPM Library, Part 2, Structures, Family 2.0, rev 1.38, TCG
[TPM 2.0 P3 r138] TPM Library, Part 3, Commands, Family 2.0, rev 1.38, TCG

[TPM 2.0 P4 r138] TPM Library, Part 4, Supporting routines, Family 2.0, rev 1.38, TCG
[TPM 2.0 rev138 Err 1.12] TPM Library, Family 2.0, rev 1.38, Errata 1.12, January 28 2021, TCG.

[PTP 2.0 r1.04] TCG PC Client Specific Platform TPM Specification (PTP) - Version 2.0 Revision 37, February

3, 2020, TCG

[PKCS#1] PKCS#1: v2.1 RSA Cryptography Standard, RSA Laboratories

[AN2639] Application note, Soldering recommendations and package information for Lead-free

ECOPACK microcontrollers, STMicroelectronics

[TCG EK Cre Profile TPM 2.3] TCG EK credential profile for TPM Family 2.0 Level 0. Specification Version 2.3 Revision 2, 23

July 2020, TCG.

[TPM 2.0 PP] Protection Profile PC Client Specific TPM, Family 2.0 Level 0 revision 1.38 (1.2), TCG.

[SP800-90B] Recommendation for the entropy sources used for random bit generation, January 2018, NIST [SP800-90Ar1] Recommendation for random number generation using deterministic random bit generators,

June 2015, NIST

DS14167 - Rev 1 page 25/30



# **Revision history**

**Table 18. Document revision history** 

Date	Revision	Changes
20-Dec-2022	1	Initial release.

DS14167 - Rev 1 page 26/30



# **Contents**

1	Desc	ription		3			
2	Pin a	nd sigi	nal description	4			
3	I <sup>2</sup> C interface protocol						
	3.1	Compl	iance and features	5			
	3.2	Regist	er space addresses	5			
	3.3	Integra	ation recommendations	6			
		3.3.1	I <sup>2</sup> C bus access load	6			
		3.3.2	NACK on TPM I <sup>2</sup> C address	6			
		3.3.3	Hash locality 4 delay time to process command	6			
		3.3.4	I2C Linux driver	6			
4	Elect	rical cl	haracteristics	8			
	4.1	Absolu	ıte maximum ratings	8			
	4.2	DC an	d AC characteristics	8			
	4.3	Oversh	noot	9			
	4.4	Perfor	mance and power consumption characteristics	9			
	4.5	I <sup>2</sup> C cha	aracteristics	11			
	4.6	AC me	easurement conditions	12			
5	Integ	ration	guidance	13			
	5.1	Typica	I hardware implementation	13			
	5.2	Power	supply filtering	14			
6	Packa	age inf	formation	15			
	6.1	_	PN32 package information				
	6.2	Therm	al characteristics of packages	17			
7	Deliv	ery pa	cking	18			
8			arking information				
9			formation				
10		•	d information				
			rms and abbreviations				
			ferenced documents				
		_					
	•						
List	of tab	les		29			



# **List of figures**

Figure 1.	VQFN32 pinout	. 4
Figure 2.	Power on and warm reset sequence	10
Figure 3.	Standby sequence	10
Figure 4.	I <sup>2</sup> C bus protocol	11
Figure 5.	Typical application with I <sup>2</sup> C bus and timing diagram	11
Figure 6.	AC testing input/output waveforms	12
Figure 7.	AC testing load circuit	12
Figure 8.	Typical hardware implementation (VFQFPN32 package)	13
Figure 9.	Mandatory filtering capacitors on V <sub>PS</sub>	14
Figure 10.	VFQFPN32 - outline	15
Figure 11.	VFQFPN32 - recommended footprint	16
Figure 12.	Reel diagram	18
Figure 13.	Embossed carrier tape for VFQFPN32 5 × 5 mm	19
Figure 14.	Chip orientation in the embossed carrier tape for VFQFPN32 5 × 5 mm	19
Figure 15.	VFQFPN32 device package marking area	20

DS14167 - Rev 1 page 28/30



# **List of tables**

Table 1.	Pin descriptions	. 4
Table 2.	I <sup>2</sup> C TPM register overview	. 5
Table 3.	Linux drivers location	. 7
Table 4.	Absolute maximum ratings	. 8
Table 5.	DC characteristics (V <sub>PS</sub> = 1.8 V or 3.3 V $\pm$ 10%)	. 8
Table 6.	Power-on and warm reset timing characteristics	. 9
Table 7.	Power consumption characteristics	. 9
Table 8.	I <sup>2</sup> C characteristics	11
Table 9.	AC measurement conditions	12
Table 10.	Maximum V <sub>PS</sub> rising slope	14
Table 11.	VFQFPN32 - mechanical data	16
Table 12.	Thermal characteristics	17
Table 13.	Packages on tape and reel	18
Table 14.	Reel dimensions	18
Table 15.	Carrier tape dimensions for VFQFPN32 5 × 5 mm	19
Table 16.	Ordering information	21
Table 17.	List of abbreviations	23
Table 18.	Document revision history	26



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS14167 - Rev 1 page 30/30