# IPS160H, IPS161H



# Datasheet

# $60 \text{ V}, 60 \text{ m}\Omega$ single high-side switches







## **Features**

- 8 V to 60 V operating voltage range
- Minimum output current limitation: 0.7 A (IPS161H) or 2.5 A (IPS160H)
- Fast demagnetization of inductive load
- Non-dissipative short-circuit protection (cut-off)
- Programmable cut-off delay time using external capacitor
- Ground disconnection protection
- V<sub>CC</sub> disconnection protection
- Thermal shutdown protection
- Undervoltage lock-out
- Diagnostic signalization for: open load in off-state, cut-off and junction thermal shutdown
- Designed to meet IEC 61131-2
- PowerSSO12 package

# **Applications**

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines
- Domotics
- Generic power supply switch

# **Description**

The IPS160H ( $I_{OUT}$  < 2.5 A) and IPS161H ( $I_{OUT}$  < 0.7 A) are monolithic devices which can drive capacitive, resistive or inductive loads with one side connected to ground.

The 60 V operating range and Ron = 60 m $\Omega$ , combined with the extended diagnostic (Open Load, Over Load, Overtemperature) make the IC suitable for applications implementing the proper architectures to address higher SIL levels.

The built-in overload and thermal shutdown protections guarantee the ICs, the application and the load against electrical and thermal overstress. Furthermore, in order to minimize the power dissipation when the output is shorted, a low-dissipative short-circuit protection (cut-off) is implemented to limit the output average current value and consequent device overheating.Cut-off delay time can be set by soldering an external capacitor or disabled by a resistor on pin 4 (CoD).

The DIAG common diagnostic open drain pin reports the open load in off-state, cutoff (overload) and thermal shutdown.



# 1 Block diagram

57



#### Figure 1. Block diagram



# 2 Pin description



#### Figure 2. Pin connection (top view)

#### Table 1. Pin configuration

Number	Name	Function	Туре
1, 12, TAB	VCC	Device supply voltage	Supply
2	IN	Channel input	Input
3	DIAG	Common diagnostic pin both for thermal shutdown, cut-off and open load	Output open drain
4	CoD	Cut-off delay pin, cannot be left floating. Connected to GND by 1 k $\Omega$ resistor to disable the cut-off function. Connect to a C <sub>CoD</sub> capacitor to set the cut-off delay see Table 8. Protection and diagnostic	Input
5, 6	NC	Not connected	
7	GND	Device ground	Ground
8, 9, 10, 11	OUT	Channel power stage output	Output

## 2.1 IN

This pin drives the output stage to pin OUT. IN pin has internal weak pull-down resistors, see Table 7. Logic inputs.

#### 2.2 OUT

Output power transistor is in high-side configuration, with active clamp for fast demagnetization.

#### 2.3 DIAG

This pin is used for diagnostic purpose and it is internally wired to an open drain transistor. The open drain transistor is turned on in case of junction thermal shutdown, cut-off, or open load in off-state.



# 2.4 CoD

This pin cannot be left floating and can be used to program the cut-off delay time  $t_{coff}$ , see Table 8. Protection and diagnostic through an external capacitor ( $C_{CoD}$ ). The cut-off function can be completely disabled connecting the CoD pin to GND through 1 k $\Omega$  resistor: in this condition the output channel remains in limitation condition, supplying the current to the load until the input is forced LOW or the thermal shutdown threshold is triggered.

## 2.5 GND

IC ground.

## 2.6 VCC

IC supply voltage.



#### Absolute maximum ratings 3

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	-0.3 to 65	V
V <sub>OUT</sub>	Output channel voltage	$V_{cc}\text{-}V_{clamp}$ to $V_{cc}\text{+}0.3$	V
I <sub>IN</sub>	Input current	-10 to +10	mA
V <sub>IN</sub>	IN voltage	V <sub>CC</sub>	V
V <sub>COD</sub>	Output cut-off voltage pin	5.5	V
I <sub>COD</sub>	Input current on cut-off pin	-1 to +10	mA
V <sub>DIAG</sub>	Fault voltage	V <sub>CC</sub>	V
I <sub>DIAG</sub>	Fault current	-5 to +10	mA
I <sub>CC</sub> <sup>(1)</sup>	Maximum DC reverse current flowing through the IC from GND to $\rm V_{\rm CC}$	-250	mA
I <sub>OUT</sub>	Output stage current	Internally limited	
-I <sub>OUT</sub> <sup>(1)</sup>	Maximum DC reverse current flowing through the IC from OUT to ${\rm V}_{\rm CC}$	5	A
<b>F</b> (1)	Single pulse avalanche energy (T <sub>AMB</sub> = 125 °C, V <sub>CC</sub> = 24 V, I <sub>load</sub> = 0.5 A)	3000	mJ
E <sub>AS</sub> <sup>(1)</sup>	Single pulse avalanche energy (T <sub>AMB</sub> = 125 °C, V <sub>CC</sub> = 24 V, I <sub>load</sub> = 1.0 A)	1000	mJ
P <sub>TOT</sub>	Power dissipation at T <sub>C</sub> = 25 °C $^{(2)}$	Internally limited	W
T <sub>STG</sub>	Storage temperature range	-55 to 150	
TJ	Junction temperature	-40 to 150	°C

#### Table 2. Absolute maximum ratings

1. Verified on STEVAL-IFP028V1 and STEVAL-IFP034V1 application board

2. (T<sub>JSD(MAX)</sub>-T<sub>C</sub>)/ R<sub>th(JA)</sub>

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltages are referenced to GND.

Symbol	Parameter	1s	2s2p	2s2p (with 4 thermal vias)	Unit
R <sub>th(JC)</sub>	Thermal resistance junction-case	resistance junction-case 0.4 0.9 0.5		0.5	°C/W
R <sub>th(JA)</sub>	Thermal resistance junction-ambient	117	57	29	0/11

#### Table 3. Thermal data

Note:

 $R_{th(JC)}$  is intended between the die and the bottom case surface measured by cold plate as per JESD51. R<sub>th(JA)</sub> according JESD51-3 (1s) JESD51-5 (2s2p) and JESD51-7 (2s2p and thermal vias).

Maximum power dissipation ( $T_{AMB}$  = 85 °C,  $T_J$  < 150 °C):

- $P_{MAX} = 0.5 W (R_{th(JA)} = 117 \text{ °C/W})$
- $P_{MAX} = 1.1 W (R_{th(JA)} = 57 °C/W)$
- $P_{MAX} = 2.2 W (R_{th(JA)} = 29 \text{ °C/W})$



# 4 Electrical characteristics

(8 V < V\_{CC} < 60 V; -40 °C < T\_J < 125 °C, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V <sub>CC</sub>	Supply voltage		V <sub>UVON</sub>		60	V		
V <sub>UVON</sub>	Undervoltage on threshold		6.9		8	V		
VUVOFF	Undervoltage off threshold		6.5		7.8	V		
V <sub>UVH</sub>	Undervoltage hysteresis		0.15	0.5		V		
	Supply current in off-state	$V_{CC} = 24 V$		300	500	μA mA		
		V <sub>CC</sub> = 60 V		350	600			
I <sub>S</sub>	Supply current in on-state	V <sub>CC</sub> = 24 V		1	1.4			
		V <sub>CC</sub> = 60 V		1.4	2.1			
		$V_{GND} = V_{IN} = V_{CC, VOUT} = 0 V; T_J = 25 \text{ °C}$			0.5			
I <sub>LGND</sub>	GND disconnection output current	$V_{GND} = V_{IN} = V_{CC, V_{OUT}} = 0 V; T_{J} = 125 \text{ °C}$			0.55	— mA		

Table 4. Supply

#### Table 5. Output stage

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
R <sub>DS(on)</sub>		V <sub>CC</sub> = 24 V I <sub>OUT</sub> =0.5 A (IPS161H), 1 A (IPS160H) @ T <sub>J</sub> = 25 °C	A (IPS161H), 1 A (IPS160H) @ T <sub>J</sub> = 25 °C 60 8		80		
	On-state resistance	V <sub>CC</sub> = 24 V I <sub>OUT</sub> =0.5 A (IPS161H), 1 A (IPS160H) @ T <sub>J</sub> = 125 °C			120	mΩ	
V <sub>OUT(OFF)</sub>	Off-state output voltage	$V_{IN} = 0 V$ and $I_{OUT} = 0 A$			2	V	
	Off state output ourrest	V <sub>CC</sub> = 24 V, V <sub>IN</sub> = 0 V, V <sub>OUT</sub> = 0 V			3		
I <sub>OUT(OFF)</sub>	Off-state output current	$V_{CC} = 60 \text{ V}, \text{ V}_{IN} = 0 \text{ V}, \text{ V}_{OUT} = 0 \text{ V}$			10	μA	
I <sub>OUT(OFF-min)</sub>	Off-state output current	V <sub>IN</sub> = 0 V, V <sub>OUT</sub> = 4 V	-35		0		

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>r</sub>	Rise time	$I_{OUT}$ = 0.5 A, (see Figure 3. Timing in normal operation ) $I_{OUT}$ = 0.5 A, (see Figure 4. Propagation delay at start- up)		10	20	
t <sub>f</sub>	Fall time			10	20	
t <sub>PD(H-L)</sub>	Propagation delay time off			20	35	μs
t <sub>PD(L-H)</sub>	Propagation delay time on			20	35	
t <sub>D(VCC-ON)</sub>	Power-on delay time from $V_{CC}$ rising edge			600	1200	

# Table 6. Switching (V\_{CC} = 24 V; -40 °C < T\_J < 125 °C, R\_{LOAD} = 48 $\Omega$ )

## Figure 3. Timing in normal operation







## Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VIL	Input low level voltage				0.8	
VIH	Input high level voltage		2.2			V
V <sub>I(HYST)</sub>	Input hysteresis voltage			0.4		
1	Input ourront	V <sub>CC</sub> = V <sub>IN</sub> = 36 V			200	
IIN	Input current	V <sub>CC</sub> = V <sub>IN</sub> = 60 V			550	μA

#### Table 8. Protection and diagnostic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>clamp</sub>	V <sub>CC</sub> active clamp	I <sub>CC</sub> = 10 mA	65.5	68.5	71.5	
V <sub>demag</sub>	Demagnetization voltage	I <sub>OUT</sub> = 0.5 A; load =1 mH	V <sub>CC</sub> -71.5	V <sub>CC</sub> -68.5	V <sub>CC</sub> -65.5	V
V <sub>OLoff</sub>	Open load (off-state) or short to $V_{CC}$ detection threshold		2		4	
t <sub>BKT</sub>	Open load blanking time				200	μs
V <sub>DIAG</sub>	Voltage drop on DIAG	I <sub>DIAG</sub> = 4 mA			1	V
		V <sub>CC</sub> ≤ 36 V			110	μA
I <sub>DIAG</sub>	DIAG pin leakage current	$36 \text{ V} < \text{V}_{\text{CC}} \le 60 \text{ V}$			180	
I <sub>PK</sub>	IPS161H Output current limitation activation threshold		1.3		2.1	
	IPS160H Output current limitation activation threshold	VCC $\leq$ 24 V, R <sub>LOAD</sub> $\leq$ 10 mΩ	3.0		4.6	A
1	IPS161H Output current limitation		0.7		1.7	_
I <sub>LIM</sub>	IPS160H Output current limitation		2.5		4.2	
t <sub>coff</sub>	Cut-off current delay time	Programmable by the external capacitor on CoD pin. Cut-off is disabled when CoD pin is connected to GND through 1 $k\Omega$ resistor. $T_J < T_{JSD}$	50xC <sub>COD</sub> [nf] ± 35% <sup>(1)</sup>		μs	
t <sub>res</sub>	Output stage restart delay time	T <sub>J</sub> < T <sub>JSD</sub>	32xt <sub>coff</sub> [µs]± 40%		0%	-
T <sub>JSD</sub>	Junction temperature shutdown		150	170	190	
T <sub>JHYST</sub>	Junction temperature thermal hysteresis			15		°C

1. The formula is guaranteed in the range 10 nF  $\leq C_{COD} \leq$  100 nF.

# 5 Output logic

Operation	IN	OUT	DIAG
Normal	L	L	н
Normai	Н	н	н
Cut-off	L	L	L
Cut-on	Н	L	L
Overtemperature	L	L	L
Overtemperature	Н	L	L
Open load	L	H (external pull-up resistor is used)	L (external pull-up resistor is used)
Openiload	Н	н	Н
UVLO	Х	L	X
OVEO	Х	L	X

## Table 9. Output stage truth table



# 6 Protection and diagnostic

The IC integrates several protections to ease the design of a robust application.

## 6.1 Undervoltage lock-out

The device turns off if the supply voltage falls below the turn-off threshold ( $V_{UV(off)}$ ). Normal operation restarts after  $V_{CC}$  exceeds the turn-on threshold ( $V_{UV(on)}$ ). Turn-on and turn-off thresholds are defined in Table 4. Supply.

## 6.2 Overtemperature

The output stage turns off when its internal junction temperature  $(T_J)$  exceeds the shutdown threshold  $T_{JSD}$ . Normal operation restarts when  $T_J$  comes back below the reset threshold  $(T_{JSD} - T_{JHYST})$ , see Table 8. Protection and diagnostic. The internal fault signal is set when the channel is off due to thermal protection and it is reset when the junction triggers the reset threshold. This same behavior is reported on DIAG pin.

## 6.3 Cut-off

The IC can limit the output current at the power stage by its embedded output current limitation circuit.

This circuit continuously monitor the output current and, when load is increasing, at the triggering of its activation threshold (3.8A TYP) it starts limiting to  $I_{LIM}$  limitation level (See Protection and diagnostic): while current limitation is active the IC enters an high dissipation status.

The IC implements the cut-off feature which limits the duration of the current limitation condition.

The duration of the current limitation condition ( $T_{coff}$ ) can be set by a capacitor ( $C_{CoD}$ ) placed between CoD and GND pins. The design rule for  $C_{CoD}$  is:

 $t_{coff}[us] + -35\% = 50 \times C_{cod}[nF]$ 

The drift of +/-35% is guaranteed in the range of 10 nF <  $C_{cod}$  < 100 nF; lower capacitance than 10 nF can be used.

If  $I_{LIM}$  threshold is triggered, the output stage remains in the current limitation condition ( $I_{OUT} = I_{LIM}$ ) no longer than  $t_{coff}$ . If  $t_{coff}$  elapses, the output stage turns off and restarts after the  $t_{res}$  restart time.

Thermal shutdown protection has higher priority than cut-off:

- IC is forced off if T<sub>JSD</sub> is triggered before t<sub>coff</sub> elapses
- if T<sub>JSD</sub> is triggered, IC is maintained off even after the t<sub>res</sub> has elapsed and until the T<sub>J</sub> decreases below T<sub>JSD</sub>-T<sub>JHYST</sub>



#### Figure 5. Current limitation and cut-off

The fault condition is reported on the DIAG pin. The internal cut-off flag signal is latched at output switch-off and released after the time  $t_{res}$ , the same behavior is reported on DIAG pin.

The status of the DIAG is independent on the IN pin status.

If CoD pin is connected to GND through 1 k $\Omega$  resistor (cut-off feature disabled), when the output channel triggers the limitation threshold, it remains on, in current limitation condition, until the input becomes LOW or the thermal protection threshold is triggered.

In case of low ambient temperature conditions ( $T_{AMB}$  < -20 °C) and high supply voltage ( $V_{CC}$  > 36 V) the cut-off function needs activating in order to avoid IC permanent damages. The following table reports the suggested cut-off delay for the different operating voltage.

V <sub>CC</sub> [V]	Cut-off delay [µs]	Cut-off capacitance [nF]
36-48	100	2.2
48-60	50	1

#### Table 10. Minimum cut-off delay for TAMB less than -20 °C



# 6.4 Open load in off-state

The IC provides the open load detection feature which detects if the load is disconnected from the OUT pin. This feature can be activated by a resistor (R<sub>PU</sub>) between OUT and VCC pins.

#### Figure 6. Open load off-state



In case of wire break and during the OFF state (IN = low), the output voltage  $V_{OUT}$  rises according to the the partitioning between the external pull-up resistor and the internal impedence of the IC (130 k $\Omega$  < RI < 360 k $\Omega$ ). The effect of the LED (if any) on the output pin has to be considered as well. In case of wire break and during the ON state (IN = high), the output voltage  $V_{OUT}$  is pulled up to  $V_{CC}$  by the low resistive integrated switch. If the load is not connected, in order to guarantee the correct open load signalization it must result:

#### $V_{OUT} > V_{OLoff(max.)}$

Referring to the circuit in figure 6:

$$V_{OUT} = V_{CC} - R_{PU} \times I_{PU} = V_{CC} - R_{PU} \times (I_{RI} + I_{LED} + I_{RL})$$

$$\tag{1}$$

therefore:

$$R_{PU} < \frac{V_{CC(min)} - V_{OLoff(max)}}{\left(\frac{V_{OLoff(max)}}{RI(min)} + \frac{V_{OLoff(max)} - V_{LED}}{R_{LED}}\right)$$
(2)

If the load is connected, in order to avoid any false signalization of the open load, it must result as follows:  $V_{OUT} < V_{OLoff(min)}$ 

By taking into account the circuit in figure 6:

$$V_{OUT} = V_{CC} - R_{PU} \times I_{PU} = V_{CC} - R_{PU} \times \left(\frac{V_{OUT}}{R_I} + \frac{V_{OUT} - V_{LED}}{R_{LED}} + \frac{V_{OUT}}{R_L}\right)$$
(3)

SO:

$$R_{PU} > \frac{V_{CC}(max) - V_{OLoff}(min)}{\left(\frac{V_{OLoff}(min)}{RI(max)} + \frac{V_{OLoff}(min) - V_{LED}}{R_{LED}} + \frac{V_{OLoff}(min)}{R_{L}}\right)}$$
(4)

The fault condition is reported on the DIAG pin and the fault reset occurs when load is reconnected.

If the channel is switched on by IN pin, the fault condition is no longer detected.

When inductive load is driven, some ringing of the output voltage may be observed at the end of the demagnetization. In fact, the load is completely demagnetized when  $I_{LOAD} = 0$  A and the OUT pin remains floating until next turn-on. In order to avoid a fake signalization of the open load event driving inductive loads, the open load signal is masked for  $t_{BKT}$ . So, the open load is reported on the DIAG pin with a delay of  $t_{BKT}$  and if the open load event is triggered for more than  $t_{BKT}$ .

## 6.5 VCC disconnection protection

The IC is protected despite the V<sub>CC</sub> disconnection event. This event is intended as the disconnection of the V<sub>CC</sub> wire from the application board, see figure below. When this condition happens, the IC continues working normally until the voltage on the V<sub>CC</sub> pin is  $\geq$  V<sub>UVOFF</sub>. Once the V<sub>UVOFF</sub> is triggered, the output channel is turned off independently on the input status. In case of inductive load, if the V<sub>CC</sub> is disconnected while the output channel is still active, the IC allows the discharge of the energy still stored in the inductor through the integrated power switch.



#### Figure 7. VCC disconnection

## 6.6 GND disconnection protection

GND disconnection is intended as the disconnection event of the application ground, see figure below. When this event happens, the IC continues working normally until the voltage between  $V_{CC}$  and GND pins of the IC results  $\geq V_{UVOFF}$ . The voltage on GND pin of the IC rises up to the supply rail voltage level. In case of GND disconnection event, a current ( $I_{LGND}$ ) flows through OUT pin. Table 7. Logic inputs reports  $I_{OUT} = I_{LGND}$  for the worst case of GND disconnection event in case of output shorted to ground.



#### Figure 8. GND disconnection

## 6.7 Input pin protection

When used as Digital Output the IC is driven by a digital device (microcontroller or an ASIC) which can be either galvanically coupled or there can be a galvanic isolation (optocoupler, digital isolator) in between. A typical scheme is shown in Figure 9. Digital Output IC connection.



#### Figure 9. Digital Output IC connection

The input pin is protected against EMC by dedicated circuitries that might be activated in some non- operative circumstances, like Vcc disconnection, reverse polarity etc.

For this reason is a good practice to decouple the microcontroller and IPS ICs using series resistors to limit parasitic currents in case of faults and to limit EMC disturbance signals from the Process side affecting the microcontroller.

The value of the resistor must ensure proper operation in the full operating range and prevent damage in case of fault events.

Consider the microcontroller supply voltage VDD = 3.3 V and output voltage in logic H state  $V_{\mu C,H}$  = VDD, under normal operating conditions, we calculate the resistance as:

 $V_{IN, H} = V_{\mu C, H} - R_{IN} \times I_{IN} - V_{GND, IPS, max} \ge V_{IN, H, min} = 2.2 V$ 

 $R_{IN} \times I_{IN} \leq V_{\mu C, H} - V_{GND, IPS, max} - V_{IN, H, min}$ 

 $R_{IN} \times I_{IN} \le 3.3 - 0.252 - 2.2 = 0.848$  V

 $R_{IN} \leq V_{RIN} / I_{IN} = 0.848 / 0.2 = 4.24 \text{ k}\Omega$ 

For current limitation in case of reverse polarity:

 $R_{IN} \ge (ABS(-VCC,max) - 2 \times V_F) / I_{IN,max} = (28.8 - 0.6) / 10 = 2.82 \text{ k}\Omega$ 

Therefore:

 $2.82 \text{ k}\Omega \leq \text{R}_{\text{IN}} \leq 4.24 \text{ k}\Omega$ 

We use the highest resistance value is selected for maximum protection:  $R_{IN}$  = 4.2 k $\Omega$ 

Note: The reverse polarity condition has the greatest impact on  $R_{IN}$  dimensioning, so other common fault scenarios where VCC supply is disconnected or shorted to GND while VDD is present do not need to be analyzed.

## 6.8 Reverse polarity

The IC can be protected against reverse polarity using two different solutions:

1. Placing a resistor  $R_{GND}$  between IC GND pin and load connection point to GND ( $R_{GND}$  > VCC/ICC, see Table 2. Absolute maximum ratings).

Note that power dissipated by  $R_{GND}$  during reverse polarity condition is Vcc<sup>2</sup>/ $R_{GND}$ .

2. Placing a diode in parallel to R<sub>GND</sub>



The diode must be selected such that its VRRM > |VCC| and power dissipation capability is higher than VF\*I<sub>S</sub> (see Table 4. Supply).

In normal operation (no reverse polarity), there is a voltage drop ( $\Delta V$ ) between GND of the device and GND of the module.

Using option 1,  $\Delta V = R_{GND} * I_{CC}$ . Using option 2,  $\Delta V = VF@(I_S)$ .





# 7 Active VDS clamp

Active clamp is also known as fast demagnetization of inductive loads or fast current decay. When a high-side driver turns off an inductance, an undervoltage is detected on output.

The OUT pin is pulled down to  $V_{demag}$ . The conduction state is modulated by an internal circuitry in order to keep the OUT pin voltage at about  $V_{demag}$  until the load energy has been dissipated. The energy is dissipated both in IC internal switch and in load resistance.



#### Figure 11. Active clamp equivalent principle schematic

#### Figure 12. Fast demag waveforms



The demagnetization of inductive load causes a huge electrical and thermal stress to the IC. The curves plotted below show the maximum demagnetization energy (and the corresponding value of inductance) that the IC can support in a single demagnetization pulse with  $V_{CC}$  = 24 V and  $T_{AMB}$  = 125 °C. If higher demagnetization energy is required then an external free-wheeling Schottky diode has to be connected between OUT (cathode) and GND (anode) pins. Note that in this case the fast demagnetization is inhibited.





Figure 13. Typical single pulse demagnetization: E<sub>OFF</sub> vs I<sub>OUT</sub> (VCC = 24 V, T<sub>AMB</sub> = 125 °C)







# 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

# 8.1 PowerSSO12 package information



#### Figure 15. PowerSSO12 package outline

#### Table 11. PowerSSO12 package mechanical data

Dim.		mm				
Dim.	Min.	Тур.	Max.			
А	1.250		1.700			
A1	0.000		0.100			
A2	1.100		1.600			
В	0.230		0.410			
С	0.190		0.250			
D	4.800		5.000			
E	3.800		4.000			
е		0.800				
Н	5.800		6.200			
h	0.250		0.55			
L	0.400		1.270			
k	Od		8d			
Х	1.900		2.500			
Y	3.600		4.200			
ddd			0.100			



# Note: Dimension D doesn't include mold flash protrusions or gate burrs. Mold flash protrusions or gate burrs don't exceed 0.15 mm in total both side.





#### Figure 17. PowerSSO12 tape packing information [mm]

P2 2.0±0.1 (I)





Pa 4.0±0.1 (II)







## Figure 18. PowerSS012 reel packing information [mm]



NOTES : 1. MATERIAL : POLYSTYRENE (BLACK) 2. ANTISTATIC COATED 3. FLANGE WARPAGE : 3 MM MAXIMUM 4. ALL DIMENSIONS ARE EN MM 5. ESD – SUFFAGE RESISTINTY  $- 10^{3}$  TO 10<sup>11</sup> OHMS/\$0. 6. GENERAL TOLERANCE :  $\pm 0.25$  MM 7. TOTAL THICKNESS OF REEL: 18.4 MAX. 8. MOLD NO: TX12-07-A3



# 9 Ordering information

Order code	Package	Packing
IPS160H		Tube
IPS160HTR	PowerSSO12	Tape and reel
IPS161H	PowerSS012	Tube
IPS161HTR		Tape and reel

## Table 12. Ordering information

# **Revision history**

Date	Revision	Changes
19-Mar-2015	1	Initial release.
		Minor text changes throughout the document.
04-Nov-2015	2	Added figure 7 titled "V <sub>CC</sub> disconnection", figure 10 titled: "Fast demag waveforms" and figure 11 titled "Typical demagnetization energy (single pulse) at V <sub>CC</sub> = 24 V and T <sub>AMB</sub> = 125 °C.
11-May-2016	3	Updated tables titled: "Supply", "Switching (V <sub>CC</sub> = 24 V; 125 °C > T <sub>J</sub> > -40 °C, $R_{LOAD}$ = 48 $\Omega$ )" and "Protection diagnostic". Changed figures titled: "t <sub>PD(L-H)</sub> and t <sub>PD(H-L)</sub> " and "Current limitation and cutoff".
20-May-2016	4	Document status promoted from preliminary to production data.
08-Mar-2018	5	Updated E <sub>AS</sub> value in Table 2. Absolute maximum ratings.
14-Dec-2018	6	Added reel packaging information in Section 8.1 PowerSSO12 package information
02-Dec-2019	7	Updated value in Table 4. Supply. Text change in Section 2.4 CoD. Change to Figure 18 title.
03-Mar-2021	8	Merged IPS160H and IPS161H datasheets. Updated Section Description and Section Applications target.
29-Mar-2021	9	Updated I <sub>LGND</sub> max value in Table 4.
30-Jul-2021	10	Reviewed the feature list order in front page. Updated thermal data in Table 3 according to Jedec conditions.
06-Dec-2022	11	Updated Table Table 6. Switching (V <sub>CC</sub> = 24 V; -40 °C < T <sub>J</sub> < 125 °C, R <sub>LOAD</sub> = 48 $\Omega$ ): filled column Max, added t <sub>D(VCC-ON)</sub> parameter. Added figure Figure 4. Propagation delay at start-up. Added parameter I <sub>PK</sub> (activation threshold of current activation feature) in table Table 8. Protection and diagnostic. Reduced minimum and maximum values of I <sub>LIM</sub> for IPS160H in table Table 8. Protection and diagnostic.
15-Jan-2024	12	Added note (maximum power dissipation) in Table 3. Thermal data; added Section 6.7 Input pin protection; moved Reverse Polarity paragraph to Section 6 Protection and diagnostic; added Figure 14. Typical single pulse demagnetization: $L_{LOAD}$ vs $I_{OUT}$ (VCC = 24 V, $T_{AMB}$ = 125 °C); added Section 9 Ordering information; some minor changes.

## Table 13. Document revision history



# Contents

1	Bloc	ck diagram	2		
2	Pin	Pin description			
	2.1	IN	3		
	2.2	OUT	3		
	2.3	DIAG	3		
	2.4	CoD	4		
	2.5	GND	4		
	2.6	VCC	4		
3	Abs	olute maximum ratings	5		
4	Elec	ctrical characteristics	6		
5	Out	put logic	9		
6	Prot	tection and diagnostic	10		
	6.1	Undervoltage lock-out	10		
	6.2	Overtemperature	10		
	6.3	Cut-off	10		
	6.4	Open load in off-state	12		
	6.5	VCC disconnection protection	12		
	6.6	GND disconnection protection	13		
	6.7	Input pin protection	13		
	6.8	Reverse polarity	14		
7	Acti	ve clamp	16		
8	Pac	kage information	18		
	8.1	PowerSSO12 package information	18		
9	Ord	ering information	21		
Rev	vision	history	22		



# List of tables

Table 1.	Pin configuration	3
Table 2.	Absolute maximum ratings	5
Table 3.	Thermal data.	5
Table 4.	Supply	
Table 5.	Output stage	3
Table 6.	Switching (V <sub>CC</sub> = 24 V; -40 °C < T <sub>J</sub> < 125 °C, R <sub>LOAD</sub> = 48 Ω).	7
Table 7.	Logic inputs.	3
Table 8.	Protection and diagnostic	3
Table 9.	Output stage truth table	9
Table 10.	Minimum cut-off delay for T <sub>AMB</sub> less than -20 °C	1
Table 11.	PowerSSO12 package mechanical data	3
	Ordering information	
	Document revision history.	



# List of figures

Figure 1.	Block diagram	2
Figure 2.	Pin connection (top view).	3
Figure 3.	Timing in normal operation	7
Figure 4.	Propagation delay at start-up	7
Figure 5.	Current limitation and cut-off.	10
Figure 6.	Open load off-state	12
Figure 7.	VCC disconnection	13
Figure 8.	GND disconnection	13
Figure 9.	Digital Output IC connection	14
Figure 10.	Reverse polarity protection schematic	15
Figure 11.	Active clamp equivalent principle schematic	16
Figure 12.	Fast demag waveforms	16
Figure 13.	Typical single pulse demagnetization: E <sub>OFF</sub> vs I <sub>OUT</sub> (VCC = 24 V, T <sub>AMB</sub> = 125 °C)	17
Figure 14.	Typical single pulse demagnetization: L <sub>LOAD</sub> vs I <sub>OUT</sub> (VCC = 24 V, T <sub>AMB</sub> = 125 °C)	17
Figure 15.	PowerSSO12 package outline	18
Figure 16.	PowerSSO12 recommended footprint	19
Figure 17.	PowerSSO12 tape packing information [mm]	19
Figure 18.	PowerSS012 reel packing information [mm]	20



#### IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics - All rights reserved