

# LOG114 Single-Supply, High-Speed, Precision Logarithmic Amplifier

## 1 Features

- Advantages:
  - Tiny for high density systems
  - Precision on one supply
  - Fast over eight decades
  - Fully-tested function
- Two scaling amplifiers
- Wide input dynamic range: eight decades, 100pA to 10mA
- 2.5V reference
- Stable over temperature
- Low quiescent current: 10mA
- Dual or single supply:  $\pm 5V$ , 5V
- Package: Small QFN-16 (4mm  $\times$  4mm)
- Specified temperature range:  $-5^{\circ}C$  to  $75^{\circ}C$

## 2 Applications

- Onet erbium-doped fiber optic amplifiers (EDFA)
- Laser optical density measurement
- Photodiode signal compression amplifiers
- Log, log-ratio function
- Analog signal compression in front of analog-to-digital converters (ADC)
- Absorbance measurement

## 3 Description

The LOG114 is specifically designed for measuring low-level and wide dynamic range currents in communications, lasers, medical, and industrial systems. The device computes the logarithm or log-ratio of an input current or voltage relative to a reference current or voltage (logarithmic transimpedance amplifier).


High precision is ensured over a wide dynamic range of input signals on either bipolar ( $\pm 5V$ ) or single (5V) supply. Special temperature drift compensation circuitry is included on-chip. In log-ratio applications, the signal current may be from a high impedance source such as a photodiode or resistor in series with a low impedance voltage source. The reference current is provided by a resistor in series with a precision internal voltage reference, photo diode, or active current source.

The output signal at  $V_{LOGOUT}$  has a scale factor of 0.375V/decade of input current, which limits the output so that it fits within a 5V or 10V range. The output can be scaled and offset with one of the available additional amplifiers, so it matches a wide variety of ADC input ranges. Stable DC performance allows accurate measurement of low-level signals over a wide temperature range. The LOG114 is specified over a  $-5^{\circ}C$  to  $75^{\circ}C$  temperature range and can operate from  $-40^{\circ}C$  to  $85^{\circ}C$ .

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
LOG114	RGV (VQFN, 16)	4mm $\times$ 4mm

- (1) For more information, see [Section 10](#).
- (2) The package size (length  $\times$  width) is a nominal value and includes pins, where applicable.



- A. Thermally dependent  $R_1$  and  $R_3$  provide temperature compensation.
- B.  $V_{LOGOUT} = 0.375 \times \log(I_1/I_2)$ .
- C.  $V_{O4} = 0.375 \times K \times \log(I_1/I_2)$ ,  $K = 1 + R_6/R_5$ .
- D. Differential Amplifier ( $A_3$ ) Gain = 6.25


## Functional Block Diagram



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	6.4 Device Functional Modes.....	<b>13</b>
<b>2 Applications</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>14</b>
<b>3 Description</b> .....	<b>1</b>	7.1 Applications Information.....	<b>14</b>
<b>4 Pin Configuration</b> .....	<b>3</b>	7.2 Typical Applications.....	<b>20</b>
<b>5 Specifications</b> .....	<b>4</b>	7.3 Power Supply Recommendations.....	<b>26</b>
5.1 Absolute Maximum Ratings.....	<b>4</b>	7.4 Layout.....	<b>26</b>
5.2 ESD Ratings .....	<b>4</b>	<b>8 Device and Documentation Support</b> .....	<b>28</b>
5.3 Recommended Operating Conditions.....	<b>4</b>	8.1 Documentation Support.....	<b>28</b>
5.4 Thermal Information.....	<b>4</b>	8.2 Receiving Notification of Documentation Updates....	<b>28</b>
5.5 Electrical Characteristics ( $\pm 5V$ ).....	<b>5</b>	8.3 Support Resources.....	<b>28</b>
5.6 Electrical Characteristics (5V).....	<b>7</b>	8.4 Trademarks.....	<b>28</b>
5.7 Typical Characteristics: $V_S = \pm 5V$ .....	<b>9</b>	8.5 Electrostatic Discharge Caution.....	<b>28</b>
<b>6 Detailed Description</b> .....	<b>12</b>	8.6 Glossary.....	<b>29</b>
6.1 Overview.....	<b>12</b>	<b>9 Revision History</b> .....	<b>29</b>
6.2 Functional Block Diagram.....	<b>12</b>	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>31</b>
6.3 Feature Description.....	<b>12</b>		

## 4 Pin Configuration



Not to scale

**Figure 4-1. RGV Package, 16-Pin VQFN (Top View)**

PIN		TYPE	DESCRIPTION
NAME	NO.		
COM	7	Input	Reference Voltage for the differential amplifier
+IN <sub>4</sub>	10	Input	Auxiliary op-amp voltage non-inverting input
-IN <sub>4</sub>	11	Input	Auxiliary op-amp voltage inverting input
+IN <sub>5</sub>	13	Input	Auxiliary op-amp voltage non-inverting input
-IN <sub>5</sub>	14	Input	Auxiliary op-amp voltage inverting input
NC	2	N/A	No Connection
I <sub>1</sub>	4	Input	Current input for logarithm numerator
I <sub>2</sub>	3	Input	Current input for logarithm denominator
V+	8	Power	Positive supply voltage
V-	6	Power	Negative supply voltage
V <sub>CM IN</sub>	5	Input	Input common-mode voltage
V <sub>LOGOUT</sub>	9	Output	Logarithmic difference amplifier output
V <sub>O4</sub>	12	Output	Auxiliary op-amp voltage output
V <sub>O5</sub>	15	Output	Auxiliary op-amp voltage output
V <sub>REF</sub>	16	Power	2.5V reference voltage
V <sub>REFGND</sub>	1	Ground	Reference voltage ground
Thermal Pad	PAD	—	Thermal Pad. Connect to V-

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>S</sub>	Supply voltage, V <sub>S</sub> = (V <sub>+</sub> ) – (V <sub>–</sub> )			12	V
	Signal input terminals	Voltage <sup>(2)</sup>	(V <sub>–</sub> ) – 0.5	(V <sub>+</sub> ) + 0.5	V
		Current <sup>(2)</sup>		±10	mA
	Output short-circuit <sup>(3)</sup>		Continuous		
T <sub>A</sub>	Operating temperature		–40	85	°C
T <sub>J</sub>	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		–55	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.
- (3) Short-circuit to ground, one amplifier per package.

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>S</sub>	Supply voltage	±2.4		±5.5	V
T <sub>A</sub>	Specified temperature	–5		75	°C
	Operating temperature	–40		85	°C

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LOG114	UNIT
		RGV (VQFN)	
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	46.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	42.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	21.8	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	21.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 5.5 Electrical Characteristics (±5V)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 5\text{V}$ ,  $V_{\text{LOGOUT}} R_L = 10\text{k}\Omega$ ,  $V_{\text{CM}} = \text{GND}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
CORE LOG FUNCTION							
	Core log function	$I_{\text{IN}}/V_{\text{OUT}}$ Equation		$V_{\text{O}} = (0.375) \log(I_1/I_2)$		V	
LOG CONFORMITY ERROR							
	Log conformity error <sup>(1)</sup>	1nA to 100μA (5 decades)		0.1	0.3	%	
				0.009	0.026	dB	
			$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$	0.1	0.4	%	
		100pA to 3.5mA (7.5 decades)		2.2	%		
				0.19	dB		
			$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$	2.3	%		
		1mA to 10mA		See <a href="#">typical characteristics</a>			
			$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$	See <a href="#">typical characteristics</a>			
TRANSFER FUNCTION (GAIN)							
	Initial scaling factor	100pA to 10mA		0.375		V/decade	
	Scaling factor error <sup>(2)</sup>	1nA to 100μA		0.4	±2.5	%	
				0.035	0.21	dB	
			$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$	1.5	±3.5	%	
			$T_{\text{A}} = 15^{\circ}\text{C}$ to $50^{\circ}\text{C}$	0.7	±3	%	
INPUT, $A_1$ and $A_2$							
$V_{\text{OS}}$	Offset voltage			±1	±4	mV	
$dV_{\text{OS}}/dT$	Offset voltage drift	$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$		±15		μV/°C	
PSRR	Offset voltage vs power supply	$V_{\text{S}} = \pm 2.25\text{V}$ to $\pm 5.5\text{V}$		75	400	μV/V	
$I_{\text{B}}$	Input bias current			±5		pA	
		$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$		Doubles every 10°C			
$V_{\text{CM}}$	Input common-mode range			$(V-) + 1.5\text{V}$	$(V+) - 1.5$	V	
$e_{\text{n}}$	Voltage noise	f = 0.1Hz to 10kHz		3		μVrms	
		f = 1kHz		30		nV/√Hz	
$i_{\text{n}}$	Current noise	f = 1kHz		4		fA/√Hz	
OUTPUT, $A_3$ ( $V_{\text{LOGOUT}}$ )							
$V_{\text{OSO}}$	Output offset voltage			±11	±50	mV	
		$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$		±15	±65	mV	
FSO	Full-scale output <sup>(3)</sup>			$(V-) + 0.6$	$(V+) - 0.6$	V	
GBW	Gain-bandwidth product	$I_{\text{IN}} = 1\mu\text{A}$		50		MHz	
$I_{\text{SC}}$	Short-circuit current			±18		mA	
	Capacitive load			100		pF	
OP AMP, $A_4$ and $A_5$							
$V_{\text{OS}}$	Input offset voltage			±250	±1000	μV	
$dV_{\text{OS}}/dT$	Input offset voltage vs temperature	$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$		±2		μV/°C	
PSRR	Input offset voltage vs supply	$V_{\text{S}} = \pm 4.5\text{V}$ to $\pm 5.5\text{V}$		30	250	μV/V	
CMRR	Input offset voltage vs common-mode voltage			74		dB	
$I_{\text{B}}$	Input bias current			−1		μA	
$I_{\text{OS}}$	Input offset current			±0.05		μA	
	Input voltage range			$(V-)$	$(V+) - 2\text{V}$	V	
	Input voltage noise	f = 0.1Hz to 10kHz		2		μVpp	
		f = 1kHz		13		nV/√Hz	
$i_{\text{n}}$	Current noise	f = 1kHz		2		pA/√Hz	

## 5.5 Electrical Characteristics (±5V) (continued)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 5\text{V}$ ,  $V_{\text{LOGOUT}} R_L = 10\text{k}\Omega$ ,  $V_{\text{CM}} = \text{GND}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
A <sub>OL</sub>	Open-loop voltage gain			100			dB
GBW	Gain-bandwidth product			15			MHz
SR	Slew rate			5			V/μs
t <sub>S</sub>	Settling time 0.01%	G = -1, 3V step, C <sub>L</sub> = 100pF		1.5			μs
	Rated output			(V−) + 0.5V	(V+) − 0.5V		V
I <sub>SC</sub>	Short-circuit current	Sourcing		+4			mA
		Sinking		−10			mA
TOTAL ERROR							
	Total error <sup>(4) (5)</sup>				See <a href="#">typical characteristics</a>		
FREQUENCY RESPONSE, Core Log							
	BW, 3 dB, I <sub>1</sub> or I <sub>2</sub> <sup>(6)</sup>	I <sub>AC</sub> = 10% of I <sub>DC</sub> value, I <sub>REF</sub> = 1μA	1nA	5		kHz	
			10nA	12			
			100nA	120			
			1μA	2.3		MHz	
			10μA to 10mA	> 5			
	Step response, I <sub>1</sub> or I <sub>2</sub> <sup>(6)</sup>	8nA to 240nA (ratio 1:30)	Increasing, I <sub>REF</sub> = 1μA	0.8		μs	
			Decreasing, I <sub>REF</sub> = 1μA	6			
		10nA to 100nA (ratio 1:10)	Increasing, I <sub>REF</sub> = 1μA	1.5			
			Decreasing, I <sub>REF</sub> = 1μA	5			
		10nA to 1μA (ratio 1:100)	Increasing, I <sub>REF</sub> = 1μA	0.25			
			Decreasing, I <sub>REF</sub> = 1μA	4			
		1mA to 10mA (ratio 1:10)	Increasing, I <sub>REF</sub> = 1μA	1			
			Decreasing, I <sub>REF</sub> = 1μA	1			
VOLTAGE REFERENCE							
	Bandgap voltage			2.5			V
	Error			±0.15		±1	%
		T <sub>A</sub> = -5°C to 75°C		±25			ppm/°C
		V <sub>S</sub> = ±4.5V to ±5.5V		±30			ppm/V
		I <sub>O</sub> = ±2mA		±200			ppm/mA
	Short-circuit current			±10			mA
POWER SUPPLY							
I <sub>Q</sub>	Quiescent current	I <sub>O</sub> = 0		±10		±15	mA

- (1) Log conformity error is peak deviation from the best-fit straight line of  $V_O$  vs  $\text{Log}(I_1/I_2)$  curve expressed as a percent of peak-to-peak full-scale output. Scale factor, K, equals 0.375V output per decade of input current.
- (2) Scale factor of core log function is trimmed to 0.375V output per decade change of input current.
- (3) Specified by design.
- (4) Worst-case total error for any ratio of  $I_1/I_2$ , as the largest of the two errors, when  $I_1$  and  $I_2$  are considered separately
- (5) Total error includes offset voltage, bias current, gain, and log conformity.
- (6) Small signal bandwidth (3dB) and transient response are a function of the level of input current. Smaller input current amplitude results in lower bandwidth.

## 5.6 Electrical Characteristics (5V)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $V_{\text{LOGOUT}} R_L = 10\text{k}\Omega$ ,  $V_{\text{CM}} = \text{GND}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
CORE LOG FUNCTION								
	Core log function	$I_{\text{IN}}/V_{\text{OUT}}$ Equation		$V_{\text{O}} = (0.375) \log(I_1/I_2) + V_{\text{CM}}$		V		
LOG CONFORMITY ERROR								
	Log conformity error <sup>(1)</sup>	1nA to 100μA (5 decades)		0.1	0.3	%		
				0.009	0.026	dB		
			$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$	0.1	0.4	%		
		100pA to 3.5mA (7.5 decades)		2.2		%		
				0.19		dB		
			$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$	2.3		%		
		1mA to 10mA		See <a href="#">typical characteristics</a>				
			$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$	See <a href="#">typical characteristics</a>				
TRANSFER FUNCTION (GAIN)								
	Initial scaling factor	100pA to 10mA		0.375		V/decade		
	Scaling factor error <sup>(2)</sup>	1nA to 100μA		0.4	±2.5	%		
				0.035	0.21	dB		
			$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$	1.5	±3.5	%		
			$T_{\text{A}} = 15^{\circ}\text{C}$ to $50^{\circ}\text{C}$	0.7	±3	%		
INPUT, $A_1$ and $A_2$								
$V_{\text{OS}}$	Offset voltage			±1	±7	mV		
$dV_{\text{OS}}/dT$	Offset voltage vs temperature	$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$		±30		μV/°C		
PSRR	Offset voltage vs power supply	$V_{\text{S}} = 4.5\text{V}$ to $5.5\text{V}$		300		μV/V		
$I_{\text{B}}$	Input bias current	$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$		±5		pA		
				Doubles every 10°C				
$V_{\text{CM}}$	Input common-mode range			$(V-) + 1.5\text{V}$	$(V+) - 1.5$	V		
$e_{\text{n}}$	Voltage noise	$f = 0.1\text{Hz}$ to $10\text{kHz}$		3		μVrms		
		$f = 1\text{kHz}$		30		nV/√Hz		
$i_{\text{n}}$	Current noise	$f = 1\text{kHz}$		4		fA/√Hz		
OUTPUT, $A_3$ ( $V_{\text{LOGOUT}}$ )								
$V_{\text{OSO}}$	Output offset voltage			±14	±65	mV		
		$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$		±18	±80	mV		
FSO	Full-scale output <sup>(3)</sup>			$(V-) + 0.6$	$(V+) - 0.6$	V		
GBW	Gain bandwidth product	$I_{\text{IN}} = 1\mu\text{A}$		50		MHz		
$I_{\text{SC}}$	Short-circuit current			±18		mA		
	Capacitive load			100		pF		
OP AMP, $A_4$ and $A_5$								
$V_{\text{OS}}$	Input offset voltage			±250	±4000	μV		
$dV_{\text{OS}}/dT$	Input offset voltage vs temperature	$T_{\text{A}} = -5^{\circ}\text{C}$ to $75^{\circ}\text{C}$		±2		μV/°C		
PSRR	Input offset voltage vs supply	$V_{\text{S}} = 4.8\text{V}$ to $5.5\text{V}$		30		μV/V		
CMRR	Input offset voltage vs common-mode voltage			70		dB		
$I_{\text{B}}$	Input bias current			−1		μA		
$I_{\text{OS}}$	Input offset current			±0.05		μA		
	Input voltage range			$(V-)$	$(V+) - 1.5\text{V}$	V		
	Input voltage noise	$f = 0.1\text{Hz}$ to $10\text{kHz}$		1		μVpp		
		$f = 1\text{kHz}$		28		nV/√Hz		

## 5.6 Electrical Characteristics (5V) (continued)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $V_{\text{LOGOUT}} R_L = 10\text{k}\Omega$ ,  $V_{\text{CM}} = \text{GND}$ , unless otherwise noted.


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
i <sub>n</sub>	Current noise	f = 1kHz			2		pA/√Hz
A <sub>OL</sub>	Open-loop voltage gain				100		dB
GBW	Gain-bandwidth product				15		MHz
SR	Slew rate				5		V/μs
t <sub>s</sub>	Settling time 0.01%	G = -1, 3V step, C <sub>L</sub> = 100pF			1.5		μs
	Rated output			(V-) + 0.5V		(V+) – 0.5V	V
I <sub>SC</sub>	Short-circuit current	Sourcing			+4		mA
		Sinking			–10		mA
TOTAL ERROR							
	Total error <sup>(4) (5)</sup>			See <a href="#">typical characteristics</a>			
FREQUENCY RESPONSE, Core Log							
	BW, 3 dB, I <sub>1</sub> or I <sub>2</sub> <sup>(6)</sup>	I <sub>AC</sub> = 10% of I <sub>DC</sub> value, I <sub>REF</sub> = 1μA	1nA		5		kHz
			10nA		12		
			100nA		120		
			1μA		2.3		MHz
			10μA to 10mA (ratio 1:1k)		> 5		
	Step response, I <sub>1</sub> or I <sub>2</sub> <sup>(6)</sup>	8nA to 240nA (ratio 1:30)	Increasing, I <sub>REF</sub> = 1μA		0.8		μs
			Decreasing, I <sub>REF</sub> = 1μA		6		
		10nA to 100nA (ratio 1:10)	Increasing, I <sub>REF</sub> = 1μA		1.5		
			Decreasing, I <sub>REF</sub> = 1μA		5		
		10nA to 1μA (ratio 1:100)	Increasing, I <sub>REF</sub> = 1μA		0.25		
			Decreasing, I <sub>REF</sub> = 1μA		4		
		1mA to 10mA (ratio 1:10)	Increasing, I <sub>REF</sub> = 1μA		1		
			Decreasing, I <sub>REF</sub> = 1μA		1		
VOLTAGE REFERENCE							
	Bandgap voltage				2.5		V
	Error				±0.15	±1	%
		T <sub>A</sub> = -5°C to 75°C			±25		ppm/°C
		V <sub>S</sub> = 4.8V to 11V			±30		ppm/V
		I <sub>O</sub> = ±2mA			±200		ppm/mA
I <sub>SC</sub>	Short-circuit current				±10		mA
POWER SUPPLY							
I <sub>Q</sub>	Quiescent current	I <sub>O</sub> = 0			±10	±15	mA

- (1) Log conformity error is peak deviation from the best-fit straight line of  $V_O$  vs  $\text{Log}(I_1/I_2)$  curve expressed as a percent of peak-to-peak full-scale output. Scale factor,  $K$ , equals 0.375V output per decade of input current.
- (2) Scale factor of core log function is trimmed to 0.375V output per decade change of input current.
- (3) Specified by design.
- (4) Worst-case total error for any ratio of  $I_1/I_2$ , as the largest of the two errors, when  $I_1$  and  $I_2$  are considered separately
- (5) Total error includes offset voltage, bias current, gain, and log conformity.
- (6) Small signal bandwidth (3dB) and transient response are a function of the level of input current. Smaller input current amplitude results in lower bandwidth.




## 5.7 Typical Characteristics: $V_S = \pm 5V$


All specifications at  $T_A = 25^\circ C$ ,  $V_{LOGOUT} R_L = 10k\Omega$ ,  $V_{CM} = GND$ , unless otherwise noted. For AC measurements, small signal means up to approximately 10% of DC level.




**Figure 5-1. Normalized Transfer Function**




**Figure 5-2. One Cycle of Normalized Transfer Function**




**Figure 5-3. Scaling Factor Error ( $I_2 = \text{Reference } 100pA \text{ to } 10mA$ )**



**Figure 5-4.  $V_{LOGOUT}$  vs  $I_1$  Input ( $I_2 = 1\mu A$ )**



**Figure 5-5.  $V_{LOGOUT}$  vs  $I_2$  Input ( $I_1 = 1\mu A$ )**



**Figure 5-6.  $V_{LOGOUT}$  vs  $I_{REF}$**

## 5.7 Typical Characteristics: $V_S = \pm 5V$ (continued)

All specifications at  $T_A = 25^\circ C$ ,  $V_{LOGOUT} R_L = 10k\Omega$ ,  $V_{CM} = GND$ , unless otherwise noted. For AC measurements, small signal means up to approximately 10% of DC level.




Figure 5-7. Average Total Error at  $80^\circ C$




Figure 5-8. Average Total Error at  $25^\circ C$




Figure 5-9. Average Total Error at  $-10^\circ C$




Figure 5-10. Small-Signal  $V_{LOGOUT}$




Figure 5-11. Small-Signal AC Response  $I_1$  (10% Sine Modulation)






Figure 5-12. Small-Signal AC Response  $I_2$  (10% Sine Modulation)

## 5.7 Typical Characteristics: $V_S = \pm 5V$ (continued)


All specifications at  $T_A = 25^\circ C$ ,  $V_{LOGOUT} R_L = 10k\Omega$ ,  $V_{CM} = GND$ , unless otherwise noted. For AC measurements, small signal means up to approximately 10% of DC level.




**Figure 5-13. A<sub>3</sub> Gain and Phase vs Frequency**




**Figure 5-14. A<sub>4</sub> and A<sub>5</sub> Gain and Phase vs Frequency**



**Figure 5-15. A<sub>4</sub> and A<sub>5</sub> Noninverting Closed-Loop Response**



**Figure 5-16. A<sub>4</sub> and A<sub>5</sub> Inverting Closed-Loop Response**



**Figure 5-17. A<sub>4</sub> and A<sub>5</sub> Capacitive Load Response**

## 6 Detailed Description


### 6.1 Overview

The LOG114 is specifically designed for measuring low-level and wide dynamic range currents in communications, lasers, medical, and industrial systems. The device computes the logarithm or log-ratio of an input current or voltage relative to a reference current or voltage (logarithmic transimpedance amplifier).

High precision is designed for over a wide dynamic range of input signals on either bipolar ( $\pm 5V$ ) or single (5V) supply. Special temperature drift compensation circuitry is included on-chip. In log-ratio applications, the signal current can be from a high impedance source such as a photodiode or resistor in series with a low impedance voltage source. The reference current is provided by a resistor in series with a precision internal voltage reference, photo diode, or active current source.

The output signal at  $V_{LOGOUT}$  has a scale factor of 0.375V/decade of input current, which limits the output so that the output signal fits within a 5V or 10V range. The output can be digitized directly, or scaled and offset with one of the available additional amplifiers, to match a wide variety of ADC input ranges. Stable DC performance allows accurate measurement of low-level signals over a wide temperature range. The LOG114 is specified over a  $-5^{\circ}C$  to  $75^{\circ}C$  temperature range and can operate from  $-40^{\circ}C$  to  $85^{\circ}C$ .

### 6.2 Functional Block Diagram



### 6.3 Feature Description

#### 6.3.1 Logarithmic and Difference Amplifier

The LOG114 uses two matched logarithmic amplifiers ( $A_1$  and  $A_2$  with logging diodes in the feedback loops) to generate the outputs  $\log(I_1)$  and  $\log(I_2)$ , respectively. The gain of 6.25 differential amplifier ( $A_3$ ) subtracts the output of  $A_2$  from the output of  $A_1$ , resulting in  $[\log(I_1) - \log(I_2)]$ , or  $\log(I_1/I_2)$ . The symmetrical design of the  $A_1$  and  $A_2$  logarithmic amps allows  $I_1$  and  $I_2$  to be used interchangeably, and provides good bandwidth and phase characteristics with frequency.

#### 6.3.2 COM Voltage Range

The voltage on the COM pin is used to bias the differential amplifier,  $A_3$ , within its linear range. This voltage can provide an asymmetrical offset of the  $V_{LOGOUT}$  voltage.


#### 6.3.3 $V_{CM IN}$

The  $V_{CM IN}$  pin is used to bias the  $A_1$  and  $A_2$  amplifiers into their common-mode input voltage range,  $(V-) + 1.5V$  to  $(V+) - 1.5V$ .

#### 6.3.4 Auxiliary Operational Amplifier

The LOG114 features two additional wide bandwidth amplifiers,  $A_4$  and  $A_5$ . These amplifiers are for use to support functions such as single-ended to differential conversion, or single-ended gain, scaling, offsetting, threshold detection, filtering, or other functions.

To verify op amp stability, an isolation resistor, or  $R_{iso}$  is sometimes needed especially when the op amp is driving capacitive loads. [Figure 6-1](#) is an example of what the isolation resistor architecture looks like.




**Figure 6-1. Example of Isolation Resistor**

As shown in [Figure 5-17](#), for capacitive loads above 50pF, it is recommended to include an  $R_{iso}$  in the circuit to maintain at least 45° of phase margin.

Another cause of op amp instability can come from having large impedance feedback resistors. This instability results in the feedback resistor interacting with the internal input capacitors of the auxiliary amplifiers. There are two options to correcting this instability. The first one is lowering the resistor values in the feedback loop.

The second option, as shown in [Figure 6-2](#), is to put a feedback capacitor in the feedback loop in parallel with the feedback resistor.



**Figure 6-2. Example of Feedback Capacitor**

## 6.4 Device Functional Modes

The device has one mode of operation that applies when operated within the [Recommended Operating Conditions](#).

## 7 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Applications Information

#### 7.1.1 Transfer Function

The ideal transfer function of the LOG114 is:

$$V_{\text{LOGOUT}} = 0.375 \times \log\left(\frac{I_1}{I_2}\right) \quad (1)$$

This transfer function can be seen graphically in the typical characteristic curve, [Figure 5-6](#).

When a pedestal, or offset voltage ( $V_{\text{COM}}$ ) is connected to the COM pin, an additional offset term is introduced into the equation:

$$V_{\text{LOGOUT}} = 0.375 \times \log\left(\frac{I_1}{I_2}\right) + V_{\text{COM}} \quad (2)$$

#### 7.1.2 Input Current Range

To maintain specified accuracy, limit the input current range of the LOG114 from 100pA to 3.5mA. Input currents outside of this range can compromise the LOG114 performance. Input currents larger than 3.5mA result in increased nonlinearity. An absolute maximum input current rating of 10mA is included to prevent excessive power dissipation that can damage the input transistor.

#### 7.1.3 Setting the Reference Current

When the LOG114 is used to compute logarithms, either  $I_1$  or  $I_2$  can be held constant to become the reference current ( $I_{\text{REF}}$ ) to which the other is compared. As shown in [Figure 7-1](#),  $I_2$  is used as  $I_{\text{REF}}$  and is generated using the on-chip 2.5V  $V_{\text{REF}}$  pin.



$$I_{\text{REF}} = I_{\text{SIGNAL}(\text{min})} \times \sqrt{\frac{I_{\text{SIGNAL}(\text{max})}}{I_{\text{SIGNAL}(\text{min})}}} \quad (3)$$

The reference current may be derived from a voltage source with one or more resistors. When a single resistor is used, the value may be large depending on  $I_{REF}$ . If  $I_{REF}$  is 10nA and 2.5V is used:

$$R_{REF} = \frac{V_{SOURCE}}{I_{REF}} = \frac{2.5V}{10nA} = 250M\Omega \quad (4)$$

V<sub>REF</sub> may be an external precision voltage reference, or the on-chip 2.5V voltage reference of the LOG114.


$I_{REF}$  can be derived from an external current source, such as that shown in [Figure 7-3](#).




**Figure 7-3. Temperature-Compensated Current Source**

#### 7.1.4 Negative Input Currents


The LOG114 functions only with positive input currents (conventional current flows into input current pins). In situations where negative input currents are needed, the example circuits in [Figure 7-4](#), [Figure 7-5](#), and [Figure 7-6](#) can be referenced.



**Figure 7-4. Current Inverter/Current Source**



**Figure 7-5. Precision Current Inverter/Current Source**



**Figure 7-6. Precision Current Inverter/Current Source**

#### 7.1.5 Voltage Inputs

The LOG114 was optimized for current inputs. Voltage inputs may be handled directly by using a low-impedance voltage source with series resistors, but the dynamic input range is limited to approximately three decades




of input voltage. This limitation exists because of the magnitude of the required input voltage and size of the corresponding series resistor. For 10nA of input current, a 10V voltage source and a 1GΩ resistor are required. Voltage and current noise from these sources must be considered and can limit the usefulness of this technique.

### 7.1.6 High-Current Linearity Correction

The LOG114 is capable of handling a wide dynamic range of currents, from less than 100pA in a carefully designed PCB to 10mA in high-current applications. The LOG114 was designed for high speeds, therefore the transistors that provide feedback around amplifiers A<sub>1</sub> and A<sub>2</sub> within the LOG114 have a small series resistance, R<sub>S</sub>. This small series resistance causes a deviation from the LOG114 transfer function at input currents that exceed approximately 1mA. The modified equation for V<sub>LOGOUT</sub> that shows this deviation and is given in Equation 5.

$$V_{\text{LOGOUT}} = 0.375 \times \log\left(\frac{I_1}{I_2}\right) + I_1 \times R_S + 2 \quad (5)$$

The high-current linearity correction circuit (refer to Figure 7-7) creates an error signal that is proportional to input current I<sub>1</sub> by using R<sub>2</sub>, R<sub>3</sub> and R<sub>4</sub>, and amplifier A<sub>5</sub>. Resistor R<sub>1</sub> is used to properly level-shift the resulting output signal. The signal at the output from amplifier A<sub>5</sub> is then coupled to the input of amplifier A<sub>4</sub> in a manner that subtracts the error signal from the output, V<sub>LOGOUT</sub>.



**Figure 7-7. High-Current Linearity Correction Circuit**

### 7.1.7 Error Sources

#### 7.1.7.1 Accuracy

Accuracy considerations for a log ratio amplifier are somewhat more complicated than for other amplifiers. This complexity exists because the transfer function is nonlinear and has two inputs, each of which can vary over a wide dynamic range. The accuracy for any combination of inputs is determined from the total error specification.

#### 7.1.7.2 Total Error

The total error is the deviation of the actual output from the ideal output. Thus:

$$V_{\text{LOGOUT}}(\text{actual}) = V_{\text{LOGOUT}}(\text{ideal}) \pm \text{Total\_Error} \quad (6)$$

Equation 6 represents the sum of all the individual components of error normally associated with the log amp when operating in the current input mode. The worst-case error for any given ratio of  $I_1/I_2$  is the largest of the two errors when  $I_1$  and  $I_2$  are considered separately. Temperature can also affect total error.

#### 7.1.7.3 Errors RTO and RTI

As with any transfer function, errors generated by the function may be Referred-to-Output (RTO) or Referred-to-Input (RTI). Log amps have a unique property that the error voltage at the output corresponds to a constant percentage of the input, regardless of the actual input level.

#### 7.1.7.4 Log Conformity

For the LOG114, log conformity is calculated in the same way as linearity and is plotted as  $I_1/I_2$  on a semilog scale. In many applications, log conformity is the most important specification. This condition is true because bias current errors are negligible (5pA for the LOG114), and the scale factor and offset errors may be trimmed to zero or removed by system calibration. These factors leave log conformity as the major source of error.

Log conformity is defined as the peak deviation from the best fit straight line of the  $V_{\text{LOGOUT}}$  versus  $\log(I_1/I_2)$  curve. Log conformity is then expressed as a percent of ideal full-scale output. Thus, the nonlinearity error expressed in volts over  $m$  decades is:

$$V_{\text{LOGOUT (nonlinear)}} = 0.375 \frac{V}{\text{decade}} \times 2Nm \quad (7)$$

where

- $N$  is the log conformity error, in percent

#### 7.1.7.5 Individual Error Components

The ideal transfer function with current input is:

$$V_{\text{LOGOUT (IDEAL)}} = 0.375 \times \log\left(\frac{I_1}{I_2}\right) \quad (8)$$

The actual transfer function with the major components of error is:

$$V_{\text{LOGOUT (actual)}} = 0.375 \times \left(1 \pm \Delta K\right) \times \log\left(\frac{I_1}{I_2}\right) \pm 2Nm \pm V_{\text{OSO}} \quad (9)$$

where:

- $\Delta K$  = gain error (0.4%, typical, as specified in the [Electrical Characteristics](#) table)
- $I_{B1}$  = bias current of  $A_1$  (5pA, typical)
- $I_{B2}$  = bias current of  $A_2$  (5pA, typical)
- $m$  = number of decades over which the log conformity error is specified
- $N$  = log conformity error (0.1%, typical for  $m = 5$  decades; 0.9% typical for  $m = 7.5$  decades)
- $V_{\text{OSO}}$  = output offset voltage (11mV, typical for  $\pm 5V$  supplies; 14mV, typical for +5V supplies)

To determine the typical error resulting from these error components, first compute the ideal output. Then calculate the output again, this time including the individual error components. Then use Equation 10 to determine the error in percent:

$$\% \text{ error} = \left| \frac{V_{\text{LOGOUT (ideal)}} - V_{\text{LOGOUT (typical)}}}{V_{\text{LOGOUT (ideal)}}} \right| \times 100 \% \quad (10)$$

For example, in a system configured for measurement of five decades, with  $I_1 = 1\text{mA}$ , and  $I_2 = 10\mu\text{A}$ :

$$V_{\text{LOGOUT (ideal)}} = 0.375 \times \log\left(\frac{10^{-3}}{10^{-5}}\right) = 0.75V \quad (11)$$

$$V_{\text{LOGOUT (typical)}} = 0.375 \left( 1 \pm 0.004 \right) \times \log \left( \frac{10^{-3} - 5 \times 10^{-12}}{10^{-5} - 5 \times 10^{-12}} \right) \pm 2 \left( 0.001 \right) \left( 5 \right) \pm 0.011 \quad (12)$$

Using the positive error components (+ΔK, +2Nm, and +V<sub>OSO</sub>) to calculate the maximum typical output:

$$V_{\text{LOGOUT (typical)}} = 0.774V \quad (13)$$

Therefore, the error in percent is:

$$\% \text{ error} = \left| \frac{0.75 - 0.774}{0.75} \right| \times 100 \% = 3.2 \% \quad (14)$$

## 7.2 Typical Applications

### 7.2.1 Design Example for Dual-Supply Configuration

Given these conditions:

**Table 7-1. Example Design Parameters for Dual-Supply Parameters**

Parameter	Example Value
Positive supply voltage	5V
Negative supply voltage	-5V
Input signal	100pA to 10mA
Reference voltage	2.5V
Output voltage	0V to 2.5V

- Due to LOG114 symmetry, choose either  $I_1$  or  $I_2$  as the signal input pin. Choosing  $I_1$  as the reference makes the resistor network around  $A_4$  simpler. (Note: Current must flow into  $I_1$  and  $I_2$  pins.)
- Select the magnitude of the reference current. The signal ( $I_2$ ) spans eight decades, therefore set  $I_1$  to  $1\mu\text{A}$  – four decades above the minimum  $I_2$  value. (Note that the value does not have to be placed in the middle. If  $I_2$  spanned seven decades,  $I_1$  can set three decades above the minimum and four decades below the maximum  $I_2$  value.) This configuration results in more swing amplitude in the negative direction, which provides more sensitivity ( $\Delta V_{O4}$  per  $\Delta I_2$ ) when the current signal decreases.
- Use [Equation 1](#) to calculate the expected range of log outputs at  $V_{\text{LOGOUT}}$ :

For  $I_2 = 10\text{mA}$ : (15)

$$V_{\text{LOGOUT}} = 0.375 \times \log\left(\frac{1\mu\text{A}}{10\text{mA}}\right) = -1.5\text{V} \quad \text{For } I_2 = 100\text{pA:}$$

$$V_{\text{LOGOUT}} = 0.375 \times \log\left(\frac{1\mu\text{A}}{100\text{pA}}\right) = 1.5\text{V}$$

Therefore, the expected voltage range at the output of amplifier  $A_3$  is:

$$-1.5\text{V} \leq V_{\text{LOGOUT}} \leq 1.5\text{V} \quad (16)$$

- The  $A_4$  amplifier scales and offsets the  $V_{\text{LOGOUT}}$  signal for use by the ADC using the equation:

$$V_{O4} = (-G_{A4} \times V_{\text{LOGOUT}}) + V_{\text{OFFSET}} \quad (17)$$

The  $A_4$  amplifier is specified with a rated output swing capability from  $(V-) + 0.5\text{V}$  to  $(V+) - 0.5\text{V}$ .

Therefore, choose the final  $A_4$  output:

$$0\text{V} \leq V_{O4} \leq 2.5\text{V} \quad (18)$$

This output results in a 2.5V range for the 3V  $V_{\text{LOGOUT}}$  range, therefore a gain of 5/6 is needed for  $A_4$ .

- When  $I_2 = 10\text{mA}$ ,  $V_{\text{LOGOUT}} = -1.5\text{V}$ . Using [Equation 19](#) in step 4:

$$0\text{V} = \frac{-2.5\text{V}}{3\text{V}} \times (-1.5\text{V}) + V_{\text{OFFSET}} \quad (19)$$

Therefore,  $V_{\text{OFFSET}} = 1.25\text{V}$

This makes the  $A_4$  formula:

$$V_{O4} = \frac{-5}{6}(V_{\text{LOGOUT}}) + 1.25 \quad (20)$$

Replacing  $V_{\text{LOGOUT}}$  with [Equation 1](#) gives the system's overall function to be:



This result is acceptable in a dual-supply system ( $V_+ = 5V$ ,  $V_- = -5V$ ) where the output can swing below ground, but this result does not work in a single supply 5V system. Therefore, an offset voltage must be added to the system.

4. Select an offset voltage,  $V_{COM}$  to use for centering the output between  $(V-) + 0.6V$  and  $(V+) - 0.6V$ , which is the full-scale output capability of the  $A_3$  amplifier. Choosing  $V_{COM} = 2.5V$ , and recalculating the expected voltage output range for  $V_{LOGOUT}$  using Equation 2, results in:

$$1V \leq V_{\text{LOGOUT}} \leq 4V \quad (24)$$

5. The A<sub>4</sub> amplifier scales and offsets the V<sub>LOGOUT</sub> signal for use by the ADC using the equation:

$$V_{04} = -G_{A4} \times V_{\text{LOGOUT}} + V_{\text{OFFSET}} \quad (25)$$

The A<sub>4</sub> amplifier is specified with a rated output swing capability from (V<sup>-</sup>) +0.5V to (V<sup>+</sup>) - 0.5V.

Therefore, choose the final  $A_4$  output:

$$0.5V \leq V_{04} \leq 2.5V \quad (26)$$

This output results in a 2V range for the 3V  $V_{\text{LOGOUT}}$  range, therefore a gain of 2/3 is needed for  $A_4$ .

6. When  $I_2 = 10\text{mA}$ ,  $V_{\text{LOGOUT}} = 1\text{V}$ , and  $V_{O4} = 2.5\text{V}$ . Using Equation 25 in step 5:


$$2.5V = \frac{-2V}{3V} \times (1V) + V_{\text{OFFSET}} \quad (27)$$

Therefore,  $V_{\text{OFFSET}} = 3.17\text{V}$

The  $A_4$  amplifier configuration for  $V_{O4} = -2/3(V_{\text{LOGOUT}}) + 3.17$  is seen in [Figure 7-10](#).

The overall transfer function is:


$$V_{04} = -0.25 \times \log\left(\frac{I_1}{I_2}\right) + 1.5V \quad (28)$$



- A. In single-supply configuration,  $V_{CM IN}$  must be connected to  $\geq 1V$ .
- B. The cathode of the photodiode is returned to  $V_{REF}$  resulting in zero bias across the photodiode. The cathode can be returned to a voltage more positive than  $V_{CM IN}$  to create a reverse bias for reducing photodiode capacitance, which increases speed.

**Figure 7-9. Single-Supply Configuration Example for Measurement Over Eight Decades**

A similar process can be used to configure an external rail-to-rail output op amp, such as the OPA383. The OPA383 op amp can swing down to almost 0V (for details, refer to the [OPA383 data sheet](#)), therefore the scaling factor can be approximated to be 2.5/3 and the corresponding  $V_{\text{OFFSET}}$  is 1.24V. Figure 7-10 shows this circuit configuration.



**Figure 7-10. Operational Amplifier Configuration for Scaling and Offsetting the Output Going to ADC Stage**


### 7.2.3 Advantages of Dual-Supply Operation

The LOG114 performs well on a single 5V supply by level-shifting COM pin to half-supply and raising the common-mode voltage ( $V_{\text{CM IN}}$  pin) of the input amplifiers. This level-shift places the input amplifiers in the linear operating range. However, there are also some advantages to operating the LOG114 on dual  $\pm 5\text{V}$  supplies. These advantages include:

1. Eliminating the need for the 4.096V precision reference
2. Eliminating a small additional source of error arising from the noise and temperature drift of the level-shifting voltage
3. Allowing increased magnitude of a reverse bias voltage on the photodiode

### 7.2.4 Log Ratio

One of the more common uses of log ratio amplifiers is to measure absorbance. See Figure 7-11 for a typical application. Absorbance of the sample is  $A = \log \lambda_1' / \lambda_1$ . If  $D_1$  and  $D_2$  are matched,  $A \propto (0.375\text{V}) \log(I_1/I_2)$ .



- A.  $V_{\text{LOGOUT}} = 0.375 \times \log(I_1/I_2)$ .  
B.  $V_{O4} = 0.375 \times K \times \log(I_1/I_2)$ ,  $K = 1 + R_6/R_5$ .


**Figure 7-11. Using the LOG114 to Measure Absorbance**

### 7.2.5 Data Compression

In many applications, the compressive effects of the logarithmic transfer function are useful. For example, a LOG114 preceding a 12-bit ADC can produce the dynamic range equivalent to a 20-bit converter (like the ADS7818 or ADS7834).


### 7.2.6 3.3V Operation

For systems with only a 3.3V power supply, the TPS60241 zero-ripple switched cap buck-boost 2.7V to 5.5V input to 5V output converter may be used to generate a 5V supply for the LOG114 (see [Figure 7-12](#)).



**Figure 7-12. Creating a 5V Supply from a 3.3V Supply**

Likewise, the TPS6040 negative charge pump may be connected to the 5V output of the TPS60241 to generate a -5V supply to create a  $\pm 5V$  supply for the LOG114 (see [Figure 7-13](#)).



**Figure 7-13. Creating a  $\pm 5V$  Supply from a 3.3V Supply**

### 7.2.7 Erbium-Doped Fiber Optic Amplifier (EDFA)

The LOG114 was designed for optical networking systems. [Figure 7-14](#) shows a block diagram of the LOG114 in a typical EDFA application. This application uses two log amps to measure the optical input and output power of the amplifier. A difference amplifier subtracts the log output signals of both log amps and applies an error voltage to the proportional-integral-derivative (PID) controller. The controller output adjusts a voltage-controlled current source ( $V_{CCS}$ ), which then drives the power op amp and pump laser. The desired optical gain is achieved when the error voltage at the PID is zero.



The log ratio function is the optical power gain of the EDFA. This circuitry forms an automatic power level control loop.

An alternate design of the system shown in Figure 7-14 is possible because the LOG114 inherently takes the log ratio. Therefore, one log amp can be eliminated by connecting one of the photodiodes to the LOG114  $I_1$  input, and the other to the  $I_2$  input. The differential amplifier can then be eliminated.

The fast rise and fall times of the LOG114 are designed for most EDFA applications (typically less than  $1\mu\text{s}$  for a 100:1 current input step). The device also measures a very wide dynamic range of up to eight decades.




Figure 7-14. Erbium-Doped Fiber Optic Amplifier (EDFA) Block Diagram

## 7.3 Power Supply Recommendations

To reduce the influence of lead inductance of power-supply lines, TI recommends that each supply be bypassed with a 0.1 $\mu$ F ceramic capacitor. Connect these capacitors as close to the LOG114 supply pins to ground as possible to improve supply-related noise rejection. A single bypass capacitor from V+ to ground is applicable for single-supply applications.

## 7.4 Layout

### 7.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:


- Make sure that both input paths of the secondary amplifier are symmetrical and well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals and thermal electromotive forces (EMFs).
- Noise can propagate into analog circuitry through the power pins of the device and of the circuit as a whole. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry. Connect low-ESR, 0.1 $\mu$ F X7R ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Use a C0G (NP0) ceramic capacitor for the VCM decoupling capacitance and place as close to the VCM pin as possible.
- For photoelectric-sensing applications, place the photodiode as close as possible to the I<sub>1</sub> pin to minimize parasitic inductance.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Minimize the number of thermal junctions. Preferably, the signal path is routed within a single layer without vias, with the traces as short as possible.
- Keep sufficient distance from major thermal energy sources (circuits with high power dissipation). If not possible, place the device so that the effects of the thermal energy source on the high and low sides of the differential signal path are evenly matched.
- Solder the thermal pad to the PCB. For the LOG114 to properly dissipate heat and minimize leakage, connect the thermal pad to a plane or large copper pour that is electrically connected to V–, even for low-power applications.
  - The exposed pad must be soldered to the PCB to provide structural integrity and long-term reliability.

The LOG114 comes in a QFN-16 package. This leadless package has lead contacts on all four sides of the bottom of the package, thereby maximizing board space. An exposed leadframe die pad on the bottom of the package enhances thermal and electrical characteristics.


QFN packages are physically small, have a smaller routing area, improved thermal performance, and improved electrical parasitics. Additionally, the absence of external leads eliminates bent-lead issues.

The QFN package can be easily mounted using standard printed circuit board (PCB) assembly techniques. See also [QFN and SON PCB Attachment application note](#) and [Quad Flatpack No-Lead Logic Packages application note](#).

## 7.4.2 Layout Example



**Figure 7-15. LOG114 Example Circuit**



**Figure 7-16. LOG114 Layout Example**

## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Documentation Support

For development support on this product see the following:

#### 8.1.1 Related Documentation

- Texas Instruments, [QFN and SON PCB Attachment application note](#)
- Texas Instruments, [Quad Flatpack No-Lead Logic Packages application note](#)

#### 8.1.2 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

#### 8.1.3 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

---

#### Note

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the [TINA-TI folder](#).

---

### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 8.4 Trademarks

DesignSoft™ is a trademark of DesignSoft, Inc.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2007) to Revision B (March 2025)	Page
• Added the <i>Pin Configuration, Specifications, ESD Ratings, Recommended Operating Conditions, Thermal Information, Detailed Description, Typical Applications, Layout, Layout Guidelines, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information</i> sections.....	1
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Added <i>Pin Functions</i> table.....	3
• Added the CDM ESD rating.....	4
• Moved ESD rating from <i>Absolute Maximum Ratings</i> to <i>ESD Rating</i> .....	4
• Moved specified temperature and power-supply parameters from <i>Electrical Characteristics</i> to <i>Recommended Operating Conditions</i> .....	4
• Deleted thermal resistance, $\theta_{JA}$ parameters in <i>Electrical Characteristics</i> and replaced with detailed thermal model parameters in <i>Thermal Information</i> .....	4
• Updated formatting of <i>Electrical Characteristics</i> table.....	5
• Changed logarithmic conformity error 1nA to 100 $\mu$ A (5 decades) maximum spec from 0.2% to 0.3% (0.017dB to 0.026dB) in <i>Electrical Characteristics</i> .....	5
• Changed logarithmic conformity error 100pA to 3.5A (7.5 decades) typical spec from 0.9% to 2.2% (0.08dB to 0.19dB) in <i>Electrical Characteristics</i> .....	5
• Changed logarithmic conformity error 100pA to 3.5mA (7.5 decades) (-5°C to 75°C) typical spec from 0.5% to 2.3% in <i>Electrical Characteristics</i> .....	5
• Added test condition to current noise $i_n$ in <i>Electrical Characteristics</i> .....	5
• Consolidated BW (10 $\mu$ A to 1mA (ratio 1:100), 1mA to 3.5mA (ratio 1:3.5), and 3.5mA to 10mA (ratio 1:2.9)) into 10 $\mu$ A to 10mA (1:1k) in <i>Electrical Characteristics</i> .....	5
• Deleted 10nA to 10 $\mu$ A (ratio 1:1k) and 10nA to 1mA (ratio 1:100k) step response specifications in <i>Electrical Characteristics</i> .....	5
• Changed step response 8nA to 240nA (Increasing) from 0.7 $\mu$ s to 0.8 $\mu$ s in <i>Electrical Characteristics</i> .....	5
• Changed step response 8nA to 240nA (Decreasing) from 1 $\mu$ s to 6 $\mu$ s in <i>Electrical Characteristics</i> .....	5
• Changed step response 10nA to 1 $\mu$ A (Increasing) from 0.15 $\mu$ s to 0.25 $\mu$ s in <i>Electrical Characteristics</i> .....	5
• Changed step response 10nA to 1 $\mu$ A (Decreasing) from 0.25 $\mu$ s to 4 $\mu$ s in <i>Electrical Characteristics</i> .....	5
• Changed logarithmic conformity error 1nA to 100 $\mu$ A (5 decades) maximum spec from 0.25% to 0.3% (0.022dB to 0.026dB) in <i>Electrical Characteristics</i> .....	7
• Changed logarithmic conformity error 100pA to 3.5A (7.5 decades) typical spec from 0.9% to 2.2% (0.08dB to 0.19dB) in <i>Electrical Characteristics</i> .....	7
• Changed logarithmic conformity error 100pA to 3.5A (7.5 decades) (-5°C to 75°C) typical spec from 0.5% to 2.3% in <i>Electrical Characteristics</i> .....	7
• Changed scaling factor error from 0.035dB to 0.035dB in <i>Electrical Characteristics</i> .....	7
• Changed scaling factor error from 0.035% to 1.5% in <i>Electrical Characteristics</i> .....	7
• Added test condition to current noise $i_n$ in <i>Electrical Characteristics</i> .....	7
• Consolidated BW (10 $\mu$ A to 1mA (ratio 1:100), 1mA to 3.5mA (ratio 1:3.5), and 3.5mA to 10mA (ratio 1:2.9)) into 10 $\mu$ A to 10mA (1:1k) in <i>Electrical Characteristics</i> .....	7
• Deleted 10nA to 10 $\mu$ A (ratio 1:1k) and 10nA to 1mA (ratio 1:100k) step response specifications in <i>Electrical Characteristics</i> .....	7
• Changed step response 8nA to 240nA (Increasing) from 0.7 $\mu$ s to 0.8 $\mu$ s in <i>Electrical Characteristics</i> .....	7
• Changed step response 8nA to 240nA (Decreasing) from 1 $\mu$ s to 6 $\mu$ s in <i>Electrical Characteristics</i> .....	7
• Changed step response 10nA to 100nA (Decreasing) from 2 $\mu$ s to 5 $\mu$ s in <i>Electrical Characteristics</i> .....	7
• Changed step response 10nA to 1 $\mu$ A (Increasing) from 0.15 $\mu$ s to 0.25 $\mu$ s in <i>Electrical Characteristics</i> .....	7
• Changed step response 10nA to 1 $\mu$ A (Decreasing) from 0.25 $\mu$ s to 4 $\mu$ s in <i>Electrical Characteristics</i> .....	7

---

• Changed typical graphs: $A_4$ and $A_5$ Gain and Phase vs Frequency, $A_4$ and $A_5$ Noninverting Closed-Loop Response, $A_4$ and $A_5$ Inverting Closed-Loop Response, $A_4$ and $A_5$ Capacitive Load Response .....	9
• Removed typical characteristics graphs: Log Conformity vs Temperature, 4 Decade Log Conformity vs $I_{REF}$ , 5 Decade Log Conformity vs $I_{REF}$ , 6 Decade Log Conformity vs $I_{REF}$ , and 8 Decade Log Conformity vs $I_{REF}$ ....	9
• Added Auxiliary Operational Amplifier section.....	12
• Removed suggested transistors in Example of Setting $I_{REF}$ figure.....	14
• Changed the suggested op amps, transistors, and diodes in the Negative Input Currents section.....	16
• Added High-Current Linearity Correction section.....	17
• Changed the equations in the Design Example for Dual-Supply Configuration section.....	20
• Changed Operational Amplifier Configuration for Scaling and Offsetting the Output Going to ADC Stage figure.....	21

---

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LOG114AIRGVR	ACTIVE	VQFN	RGV	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	LOG 114	<a href="#">Samples</a>
LOG114AIRGVT	ACTIVE	VQFN	RGV	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	LOG 114	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LOG114AIRGVR	VQFN	RGV	16	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
LOG114AIRGVT	VQFN	RGV	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LOG114AIRGVR	VQFN	RGV	16	2500	356.0	356.0	35.0
LOG114AIRGVT	VQFN	RGV	16	250	210.0	185.0	35.0


## GENERIC PACKAGE VIEW

**RGV 16**

**VQFN - 1 mm max height**

4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4224748/A

RGV (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - Quad Flatpack, No-leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-220.

RGV (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206351-2/L 05/13

NOTE: All linear dimensions are in millimeters

RGV (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4208535/C 11/10

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated