







LP8862-Q1

SNVSA75D-NOVEMBER 2015-REVISED MAY 2017

LP8862-Q1 Low-EMI Automotive LED Driver With Two 160-mA Channels

Features 1

Texas


INSTRUMENTS

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature
- Input Voltage Operating Range 4.5 V to 40 V
- Two High-Precision Current Sinks
 - Current Matching 1% (Typical)
 - LED String Current up to 160 mA per Channel
 - Dimming Ratio of 10 000:1 at 100 Hz
- Integrated Boost/SEPIC Converter for LED String Power
 - Output Voltage up to 45 V _
 - Switching Frequency 300 kHz to 2.2 MHz
 - Switching Synchronization Input
 - Spread Spectrum for Lower EMI _
- Power-Line FET Control for Inrush Current Protection and Standby Energy Saving
- **Extensive Fault Detection Features**
 - _ Fault Output
 - Input Voltage OVP, UVLO, and OCP
 - Open and Shorted LED Fault Detection
 - Thermal Shutdown
- Minimum Number of External Components

Applications

- Backlight for:
 - Automotive Infotainment
 - Automotive Instrument Clusters
 - Smart Mirrors
 - Heads-Up Displays (HUD)
 - Central Information Displays (CID)
 - Audio-Video Navigation (AVN)

System Efficiency



3 Description

The LP8862-Q1 is an automotive high-efficiency, low-EMI, easy-to-use LED driver with integrated DC-DC converter. The DC-DC supports both boost and SEPIC modes of operation. The device has two highprecision current sinks that can provide high dimming ratio brightness control with a PWM input signal.

The boost/SEPIC converter has an adaptive output voltage control based on the LED current sink headroom voltages. This feature minimizes power consumption by adjusting the voltage to the lowest sufficient level in all conditions. DC-DC supports spread spectrum for switching frequency and an external synchronization with a dedicated pin. A widerange adjustable frequency allows the LP8862-Q1 to avoid disturbance for AM radio band.


The input voltage range for the LP8862-Q1 is from 4.5 V to 40 V to support automotive stop/start and load dump conditions. The device supports PWM brightness dimming ratio of 10 000:1 for 100-Hz input PWM frequency. The LP8862-Q1 integrates extensive fault detection features. The device has an option to drive an external p-FET to disconnect the input supply from the system in the event of a fault. This feature also reduces inrush current and standby power consumption.

Device Information⁽¹⁾

| PACKAGE | BODY SIZE (NOM) | | | |
|-------------|-------------------|--|--|--|
| HTSSOP (20) | 6.50 mm × 4.40 mm | | | |
| | | | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Product Folder Links: LP8862-Q1

Table of Contents

| 1 | Feat | ures 1 |
|---|------|---|
| 2 | Арр | lications1 |
| 3 | Dese | cription1 |
| 4 | Revi | sion History 2 |
| 5 | Devi | ce Comparison Table 3 |
| 6 | | Configuration and Functions 4 |
| 7 | Spe | cifications6 |
| | 7.1 | Absolute Maximum Ratings 6 |
| | 7.2 | ESD Ratings 6 |
| | 7.3 | Recommended Operating Conditions |
| | 7.4 | Thermal Information 7 |
| | 7.5 | Electrical Characteristics 7 |
| | 7.6 | Internal LDO Electrical Characteristics 7 |
| | 7.7 | Protection Electrical Characteristics 7 |
| | 7.8 | Power Line FET Control Electrical Characteristics 8 |
| | 7.9 | Current Sinks Electrical Characteristics |
| | 7.10 | · · · · · · · · · · · · · · · · · · · |
| | 7.11 | Boost or SEPIC Converter Characteristics |
| | 7.12 | |
| | 7.13 | <i>y</i> , |
| 8 | Deta | niled Description 11 |

| | 8.1 | Overview | 11 |
|----|-------|-----------------------------------|----|
| | 8.2 | Functional Block Diagram | 12 |
| | 8.3 | Feature Description | 13 |
| | 8.4 | Device Functional Modes | 20 |
| 9 | App | lication and Implementation | 22 |
| | 9.1 | Application Information | 22 |
| | 9.2 | Typical Applications | 22 |
| 10 | Pow | ver Supply Recommendations | 28 |
| 11 | Lay | out | 29 |
| | 11.1 | Layout Guidelines | 29 |
| | 11.2 | Layout Example | 30 |
| 12 | Dev | ice and Documentation Support | 31 |
| | 12.1 | Third-Party Products Disclaimer | 31 |
| | 12.2 | Documentation Support | 31 |
| | 12.3 | | |
| | 12.4 | Community Resources | 31 |
| | 12.5 | Trademarks | 31 |
| | 12.6 | Electrostatic Discharge Caution | 31 |
| | 12.7 | Glossary | 31 |
| 13 | | hanical, Packaging, and Orderable | |
| | Infor | mation | 31 |
| | | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (April 2017) to Revision D

| • | Enhanced descriptions for pins 3, 10, and 16 in <i>Pin Functions</i> table 5 |
|---|--|
| • | Deleted last line of <i>Brightness Control</i> subsection |

Changes from Revision B (July 2016) to Revision C

| • | Deleted "I _{OUT} = 100 mA" from t _{ON/OFF} row of Table 7.10 | 8 |
|---|---|----|
| • | Changed "0.5" from MAX to TYP column in t _{ON/OFF} row of Table 7.10 | 8 |
| • | Added table note 1 for Tables 7.10 and 7.11 | 8 |
| • | Deleted "Initial DC-DC voltage is about 88% of V _{MAX BOOST} ." from Integrated DC-DC Converter. | 13 |
| • | Changed Equation 1; add "K" eq definitions for Equation 1 and paragraph after Figure 7 | 13 |
| • | Added new paragraph before Internal LDO; changed Equation 3 | 15 |
| • | Changed "less then" to "less than" - correction of typo | 24 |

2



Page

Page



Changes from Revision A (November 2015) to Revision B

| • | Changed "Output Current" to "LED String Current" | . 1 |
|---|--|-----|
| • | Changed "Dimming Ratio of 10 000:1 at 200 Hz" to "Dimming Ratio of 10 000:1 at 100 Hz" | . 1 |
| • | Deleted some bullets from Features | 1 |
| • | Added some bullets to Features and minor revisions to wording | . 1 |
| • | Added several new Applications | 1 |
| • | Changed "The high switching frequency" to "A wide-range adjustable frequency" | . 1 |
| • | Added table | 1 |
| • | Added Device Comparison table | 3 |
| _ | | |

Changes from Original (November 2015) to Revision A

Page

Page


| • (| Changed device from product preview to production data | |
|-----|--|--|
|-----|--|--|

5 Device Comparison Table

| | LP8860-Q1 | LP8862-Q1 | LP8861-Q1 | TPS61193-Q1 | TPS61194-Q1 | TPS61196-Q1 |
|------------------------|-------------|---------------|---------------|---------------|---------------|-------------|
| VIN range | 3 V to 48 V | 4.5 V to 45 V | 8 V to 30 V |
| Number of LED channels | 4 | 2 | 4 | 3 | 4 | 6 |
| LED current / channel | 150 mA | 160 mA | 100 mA | 100 mA | 100 mA | 200 mA |
| I2C/SPI support | Yes | No | No | No | No | No |
| SEPIC support | No | Yes | Yes | Yes | Yes | No |



6 Pin Configuration and Functions





Pin Functions

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION | |
|--------|----------|----------------------------|---|--|
| NUMBER | NAME | ITPE." | DESCRIPTION | |
| 1 | VIN | A | Input power pin as well as the positive input for an optional current sense resistor. | |
| 2 | LDO | А | Output of internal LDO; connect a 1- μ F decoupling capacitor between this pin and noise-free ground. | |
| 3 | FSET | А | DC-DC (boost or SEPIC) switching-frequency-setting resistor; for normal operation, resistor value from 24 k Ω to 219 k Ω must be connected between this pin and ground. | |
| 4 | VDDIO/EN | I | Enable input for the device as well as supply input (VDDIO) for digital pins | |
| 5 | FAULT | OD | Fault signal output. If unused, this pin may be left floating. | |
| 6 | SYNC | I | Input for synchronizing boost. If synchronization is not used, connect this pin to GND to disable spread spectrum or to VDDIO/EN to enable spread spectrum. | |
| 7 | PWM | I | PWM dimming input. | |
| 8 | NC | | No internal connection | |
| 9 | GND | G | Ground. | |
| 10 | ISET | А | LED current setting resistor; for normal operation, resistor value from 24 k Ω to 129 k Ω must be connected between this pin and ground. | |
| 11 | GND | G | Ground. | |
| 12 | NC | — | No internal connection | |
| 13 | NC | — | No internal connection | |
| 14 | OUT2 | А | Current sink output. This pin must be connected to GND if not used. | |
| 15 | OUT1 | А | Current sink output. This pin must be connected to GND if not used. | |
| 16 | FB | А | DC-DC (boost or SEPIC) feedback input; for normal operation this pin must be connected to the middle of a resistor divider between V _{OUT} and ground using feedback resistor values from 5 k Ω to 150 k Ω . | |
| 17 | PGND | G | DC-DC (boost or SEPIC) power ground. | |
| 18 | SW | А | DC-DC (boost or SEPIC) switch pin. | |
| 19 | SD | A | Power-line FET control. | |
| 20 | VSENSE_N | A | Input current sense pin. | |

(1) A: Analog pin, G: Ground pin, P: Power pin, I: Input pin, I/O: Input/Output pin, O: Output pin, OD: Open Drain pin

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

| | | MIN | MAX | UNIT | |
|--------------------------------------|--|------------|--------------------|------|--|
| | VIN, VSENSE_N, SD, SW, FB | -0.3 | 50 | | |
| Voltage on pins | OUT1, OUT2 | -0.3 | 45 | V | |
| | LDO, SYNC, FSET, ISET, PWM, VDDIO/EN, FAULT | -0.3 | 5.5 | 1 | |
| Continuous power | dissipation ⁽³⁾ | Internally | Internally Limited | | |
| Ambient temperatu | ure range T _A ⁽⁴⁾ | _40 125 °C | | °C | |
| Junction temperate | Junction temperature range T _J ⁽⁴⁾ | | 150 | °C | |
| Maximum lead temperature (soldering) | | | See ⁽⁵⁾ | °C | |
| Storage temperatu | ıre, T _{stg} | -65 | 150 | °C | |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to the potential at the GND pins.

(3) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J = 165^{\circ}C$ (typical) and disengages at $T_J = 145^{\circ}C$ (typical).

(4) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature $(T_{J-MAX-OP} = 150^{\circ}C)$, the maximum power dissipation of the device in the application (P_{D-MAX}) , and the junction-to ambient thermal resistance of the part/package in the application (R_{HA}) , as given by the following equation: $T_{A-MAX} = T_{LMAX-OP} = (R_{HA} \times P_{D-MAX})$.

part/package in the application ($R_{\theta JA}$), as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (R_{\theta JA \times PD-MAX})$. (5) For detailed soldering specifications and information, please refer to the *PowerPADTM Thermally Enhanced Package Application Note* (SLMA002).

7.2 ESD Ratings

| | | | | VALUE | UNIT |
|--------------------|-------------------------|---|-----------------------------|-------|------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ | | ±2000 | |
| | | Charged-device model (CDM), per AEC Q100-011 | Corner pins (1, 10, 11, 20) | ±750 | V |
| | | | Other pins | ±500 | |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|-----------------|--------------------------------------|-----|----------|------|
| | VIN | 4.5 | 45 | |
| | VSENSE_N, SD, SW | 0 | 45 | |
| Voltage on pins | OUT1, OUT2 | 0 | 40 | V |
| | FB, FSET, LDO, ISET, VDDIO/EN, FAULT | 0 | 5.25 | |
| | SYNC, PWM | 0 | VDDIO/EN | |

(1) All voltages are with respect to the potential at the GND pins.

7.4 Thermal Information

| | | LP8862-Q1 | |
|-----------------------|---|-------------|------|
| | THERMAL METRIC ⁽¹⁾ | PWP (TSSOP) | UNIT |
| | | 20 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance ⁽²⁾ | 44.2 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 26.5 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 22.4 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 0.9 | °C/W |
| Ψјв | Junction-to-board characterization parameter | 22.2 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 2.5 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power (2) dissipation exists, special care must be paid to thermal dissipation issues in board design.

7.5 Electrical Characteristics

 $T_J = -40^{\circ}C$ to 125°C (unless otherwise noted)⁽¹⁾⁽²⁾.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|----------------------------------|--|-------------|-----|-----|------|
| | Standby supply current | Device disabled, $V_{VDDIO/EN} = 0 V$, $V_{IN} = 12 V$ | | 4.5 | 20 | μΑ |
| IQ | Active supply current | V_{IN} = 12 V, V_{OUT} = 26 V, output current 160 mA/channel, converter f_{SW} = 300 kHz | | 5 | 12 | mA |
| V _{POR_R} | Power-on reset rising threshold | LDO pin voltage. Output of the internal LDO or an external supply input (V_{DD}). | | | 2.7 | V |
| V _{POR_F} | Power-on reset falling threshold | LDO pin voltage. Output of the internal LDO or an external supply input (V_{DD}). | 1.5 | | | v |
| T _{TSD} | Thermal shutdown threshold | | 150 165 175 | | 175 | °C |
| T _{TSD_HYST} | Thermal shutdown hysteresis | | | 20 | | C |

All voltages are with respect to the potential at the GND pins.
 Min and Max limits are specified by design, test, or statistical analysis.

7.6 Internal LDO Electrical Characteristics

 $T_J = -40^{\circ}C$ to 125°C (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|-----------------------|------------------------|------|-----|------|------|
| V_{LDO} | Output voltage | V _{IN} = 12 V | 4.15 | 4.3 | 4.45 | V |
| V _{DR} | Dropout voltage | | 120 | 220 | 430 | mV |
| I _{SHORT} | Short circuit current | | | 50 | | mA |

7.7 Protection Electrical Characteristics

$T_J = -40^{\circ}C$ to 125°C (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|-------------------------------|----------------------------------|-----|-----|-----|------|
| V _{OVP} | VIN OVP threshold voltage | | 41 | 42 | 44 | V |
| I _{OCP} | VIN OCP current | $R_{SENSE} = 50 \text{ m}\Omega$ | 2.7 | 3.2 | 3.7 | А |
| V _{UVLO} | VIN UVLO | | | 4.0 | | V |
| V _{UVLO_HYS} T | VIN UVLO hysteresis | | | 100 | | mV |
| | LED short detection threshold | | 5.6 | 6 | 7 | V |

7.8 Power Line FET Control Electrical Characteristics

 $T_J = -40^{\circ}C$ to 125°C (unless otherwise noted).

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|-----------------------|-----|-----|-----|------|
| VSENSE_N pin leakage current | $V_{VSENSE_N} = 45 V$ | | 0.1 | 3 | μA |
| SD leakage current | $V_{SD} = 45 V$ | | 0.1 | 3 | μA |
| SD pulldown current | | 185 | 230 | 283 | μA |

7.9 Current Sinks Electrical Characteristics

 $T_J = -40^{\circ}C$ to 125°C (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | | |
|----------------------|--|--|-----|-----|-----|------|--|--|--|
| I _{LEAKAGE} | Leakage current | Outputs OUT1 and OUT2, $V_{OUT#} = 45 \text{ V}$ | | 0.1 | 5 | μA | | | |
| I _{MAX} | Maximum current | OUT1, OUT2 | | 160 | | mA | | | |
| I _{OUT} | Output current accuracy | I _{OUT} = 160 mA | -5% | | 5% | | | | |
| IMATCH | Output current matching ⁽¹⁾ | I _{OUT} = 160 mA, PWM duty =100% | | 1% | 5% | | | | |
| V _{SAT} | Saturation voltage ⁽²⁾ | I_{OUT} = 160 mA , V_{LDO} = 4.3 V | | 0.4 | 0.7 | V | | | |

(1) Output Current Accuracy is the difference between the actual value of the output current and programmed value of this current. Matching is the maximum difference from the average. For the constant current sinks on the part (OUT1, OUT2), the following are determined: the maximum output current (MAX), the minimum output current (MIN), and the average output current of all outputs (AVG). Matching number is calculated: (MAX-MIN)/AVG. The typical specification provided is the most likely norm of the matching figure for all parts. LED current sinks were characterized with 1-V headroom voltage. Note that some manufacturers have different definitions in use.

(2) Saturation voltage is defined as the voltage when the LED current has dropped 10% from the value measured at 1 V.

7.10 PWM Brightness Control Electrical Characteristics

 $T_J = -40^{\circ}C$ to 125°C (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|------------------------------------|-----------------|-----|-----|--------|------|
| f _{PWM} | PWM input frequency | | 100 | | 20 000 | Hz |
| t _{ON/OFF} | Minimum on/off time ⁽¹⁾ | | | 0.5 | | μs |

(1) This specification is not ensured by ATE.

7.11 Boost or SEPIC Converter Characteristics

 $T_J = -40^{\circ}C$ to 125°C (unless otherwise noted).

Unless otherwise specified: $V_{IN} = 12 \text{ V}$, EN/VDDIO = 3.3 V, L = 22 μ H, C_{IN} = 2 × 10 μ F ceramic and 33 μ F electrolytic, C_{OUT} = 2 × 10- μ F ceramic and 33- μ F electrolytic, D = NRVB460MFS, $f_{SW} = 300 \text{ kHz}$.

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------------|---|--|-----|-------|-------|------|
| V _{IN} | Input voltage | | 4.5 | | 40 | V |
| V _{OUT} | Output voltage | | 6 | | 45 | V |
| $f_{\rm SW_MIN}$ | Minimum switching frequency (central frequency if spread spectrum is enabled) | Defined hu D | | 300 | | kHz |
| fsw_max | Maximum switching frequency (central frequency if spread spectrum is enabled) | Defined by R_{FSET} resistor | | 2 200 | | kHz |
| V _{OUT} /V _{IN} | Conversion ratio | | | | 10 | |
| T _{OFF} | Minimum switch OFF time ⁽¹⁾ | f _{SW} ≥ 1.15 MHz | | | 55 | ns |
| I _{SW_MAX} | SW current limit | | 1.8 | 2 | 2.2 | А |
| R _{DSON} | FET R _{DSON} | Pin-to-pin | | 240 | 400 | mΩ |
| f _{SYNC} | External SYNC frequency | | 300 | | 2 200 | kHz |
| t _{SYNC_ON_MIN} | External SYNC minimum on time ⁽¹⁾ | | | 150 | | ns |
| t _{SYNC_OFF_MIN} | External SYNC minimum off time ⁽¹⁾ | | | 150 | | ns |

(1) This specification is not ensured by ATE.



7.12 Logic Interface Characteristics

 $T_J = -40^{\circ}C$ to 125°C (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT | | | |
|-----------------|------------------------|---------------------|----------------|-----|------------|------|--|--|--|
| LOGIC INPU | LOGIC INPUT VDDIO/EN | | | | | | | | |
| V _{IL} | Input low level | | | | 0.4 | V | | | |
| V _{IH} | Input high level | | 1.65 | | | v | | | |
| I _I | Input current | | -1 | 5 | 30 | μA | | | |
| LOGIC INPU | IT SYNC/FSET, PWM | | | | | | | | |
| V _{IL} | Input low level | | | 0.2 | × VDDIO/EN | V | | | |
| V _{IH} | Input high level | | 0.8 × VDDIO/EN | | | v | | | |
| l _l | Input current | | -1 | | 1 | μA | | | |
| LOGIC OUTF | PUT FAULT | | | | | | | | |
| V _{OL} | Output low level | Pullup current 3 mA | | 0.3 | 0.5 | V | | | |
| ILEAKAGE | Output leakage current | V = 5.5 V | | | 1 | μΑ | | | |

TEXAS INSTRUMENTS


LP8862-Q1

SNVSA75D-NOVEMBER 2015-REVISED MAY 2017

www.ti.com

7.13 Typical Characteristics

Unless otherwise specified: D = NRVB460MFS, T = 25°C





8 Detailed Description

8.1 Overview

The LP8862-Q1 is a highly integrated LED driver for automotive infotainment, lighting systems, and mediumsized LCD backlight applications. It includes a DC-DC with an integrated FET, supporting both boost and SEPIC modes, an internal LDO enabling direct connection to battery without need for a pre-regulated supply, and two LED current sinks. A VDDIO/EN pin provides the supply voltage for digital IOs (PWM and SYNC inputs) and at the same time enables the device.

The switching frequency on the DC-DC regulator is set by a resistor connected to the FSET pin. The maximum output voltage of the DC-DC is set by a resistive divider connected to the FB pin. For best efficiency the output voltage is adapted automatically to the minimum necessary level needed to drive the LED strings. This is done by monitoring LED output voltage drop in real time. For EMI reduction and control two optional features are available:

- Spread spectrum, which reduces EMI noise around the switching frequency and its harmonic frequencies
- DC-DC can be synchronized to an external frequency connected to SYNC pin

The two constant current sinks OUT1 and OUT2 provide LED current up to 160 mA. Value for the current per OUT pin is set with a resistor connected to ISET pin. Unused current sink must be connected to ground. Grounded sink is disabled and excluded from adaptive output voltage control and LED string fault detection.

Brightness is controlled with the PWM input. Frequency range for the input PWM is from 100 Hz to 20 kHz. LED output PWM follows the input PWM so the output frequency is equal to the input frequency.


The LP8862-Q1 has extensive fault detection features:

- Open-string and shorted LED detections
 - LED fault detection prevents system overheating in case of open or short in some of the LED strings
- V_{IN} input overvoltage protection
 - Threshold sensing from VIN pin
- V_{IN} input undervoltage protection
 - Threshold sensing from VIN pin
- V_{IN} input overcurrent protection
 - Threshold sensing across R_{ISENSE} resistor
- Thermal shutdown in case of die overtemperature

Fault condition is indicated with the FAULT output pin. Additionally, the LP8862-Q1 supports control for an optional power-line FET allowing further protection by disconnecting the device from power-line in fault condition. With the power-line FET control it possible to protect device itself, DC-DC external components and LEDs in case of shorted V_{OUT} and too-high V_{IN} voltage. Power-line FET control also features soft-start which reduces the peak current from the power-line during start-up.



8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Integrated DC-DC Converter

The LP8862-Q1 DC-DC converter generates supply voltage for the LEDs and can operate in boost mode or in SEPIC mode. The maximum output voltage $V_{OUT\ MAX}$ is defined by an external resistive divider (R1, R2).

V_{OUT_MAX} must be chosen based on the maximum voltage required for LED strings. Recommended maximum voltage is about 30% higher than maximum LED string voltage. DC-DC output voltage is adjusted automatically based on LED current sink headroom voltage. Maximum, minimum, and initial boost voltages can be calculated with Equation 1:

$$V_{BOOST} = \left(\frac{V_{BG}}{R2} + K \times 0.0387\right) \times R1 + V_{BG}$$

where

- V_{BG} = 1.2 V
- R2 recommended value is 130 k Ω
- Resistor values are in $k\Omega$
- K = 1 for maximum adaptive boost voltage (typical)
- K = 0 for minimum adaptive boost voltage (typical)
- K = 0.88 for initial boost voltage (typical)

45 40 Maximum Converter Output Voltage (V) 35 30 25 20 15 10 300 200 400 500 600 700 800 900 1000 R1 (kΩ)



Alternatively, a T-divider can be used if resistance less than 100 k Ω is required for the external resistive divider. Refer to Using the LP8862-Q1 Evaluation Module for details.

The converter is a current mode DC-DC converter, where the inductor current is measured and controlled with the feedback. Switching frequency is adjustable between 300 kHz and 2.2 MHz with R_{FSET} resistor as shown in Equation 2:

$$f_{\rm SW} = 67600/(R_{\rm FSET} + 6.4)$$

where

- *f*_{SW} is switching frequency, kHz
- R_{FSET} is frequency setting resistor, k Ω

(2)

(1)



Feature Description (continued)

In most cases lower frequency has higher system efficiency. DC-DC parameters are chosen automatically according to the selected switching frequency (see Table 2). In boost mode a 15-pF capacitor C_{FB} must be placed across resistor R1 when operating in 300-kHz to 500-kHz range (see Figure 19). When operating in 1.8-MHz to 2.2-MHz range C_{FB} = 4.7 pF.




Figure 8. Boost Block Diagram

DC-DC can be driven by an external SYNC signal between 300 kHz...2.2 MHz (Table 1). If the external synchronization input disappears, DC-DC continues operation at the frequency defined by R_{FSET} resistor. When external frequency disappears and SYNC pin level is low, DC-DC continues operation without spread spectrum immediately. If SYNC remains high, DC-DC continues switching with spread spectrum enabled after 256 µs.

External SYNC frequency must be 1.2...1.5 times higher than the frequency defined by R_{FSET} resistor. Minimum frequency setting with R_{FSET} is 250 kHz to support a 300-kHz external clock.

The optional spread spectrum feature (±3% from central frequency, 1-kHz modulation frequency) reduces EMI noise at the switching frequency and its harmonic frequencies. When external synchronization is used, internal spread spectrum feature is not available.

| SYNC PIN INPUT | MODE |
|-----------------------|---|
| Low | Spread spectrum disabled |
| High | Spread spectrum enabled |
| 3002200 kHz frequency | Spread spectrum disabled, external synchronization mode |

| Table 1. | DC-DC S | Synchronization | Mode |
|----------|---------|-----------------|------|
| | | | mouc |

Table 2. DC-DC Parameters⁽¹⁾

| RANGE | FREQUENCY (kHz) | TYPICAL INDUCTANCE (µH) | TYPICAL INPUT AND OUTPUT CAPACITORS (μF) | MINIMUM SWITCH OFF TIME (ns) ⁽²⁾ | BLANK TIME (ns) | CURRENT RAMP (A/s) | CURRENT RAMP DELAY (ns) |
|-------|--------------------|-------------------------------|--|--|--------------------|-----------------------|-------------------------------|
| 1 | 300480 | 33 | 2 × 10 (ceramic) + 33 (electrolytic) | 150 | 95 | 24 | 550 |
| 2 | 4801150 | 15 | 10 (ceramic) + 33 (electrolytic) | 60 | 95 | 43 | 300 |
| 3 | 11501650 | 10 | 3 × 10 (ceramic) | 40 | 95 | 79 | 0 |
| 4 | 16502200 | 4.7 | 3 × 10 (ceramic) | 40 | 70 | 145 | 0 |

(1) Parameters are for reference only

(2) Due to current-sensing comparator delay the actual minimum off time is 6 ns (typical) longer than in the table.

The converter SW pin DC current is limited to 2 A (typical). To support warm start transient condition the current limit is automatically increased to 2.5 A for a short period of 1.5 seconds when a 2-A limit is reached.

NOTE

Application condition where the 2-A limit is exceeded continuously is not allowed. In this case the current limit would be 2 A for 1.5 seconds followed by 2.5-A limit for 1.5 seconds, and this 3-second period repeats.

To keep switching voltage within safe levels there is a 48-V limit comparator in the event that FB loop is broken.

8.3.2 Internal LDO

The internal LDO regulator converts the input voltage at VIN to a 4.3-V output voltage for internal use. Connect LDO output with a minimum of $1-\mu F$ ceramic capacitor to ground as close to the LDO pin as possible. If an external voltage higher than 4.5 V is connected to LDO pin, the internal LDO is disabled, and the internal circuitry is powered from the external power supply. VIN and VSENSE_N pins must be connected to the same external voltage as LDO pin. For an application example schematic refer to the LP8861-Q1 data sheet (SNVSA50).

8.3.3 LED Current Sinks

8.3.3.1 Current Sink Configuration

The LP8862-Q1 detects LED current sink configuration during start-up. A current sink connected to ground is disabled and excluded from the adaptive DC-DC control and fault detection.

8.3.3.2 Current Setting

Maximum current for the LED current sinks is controlled with external R_{ISET} resistor. Resistor value for targeted LED string current can be calculated using Equation 3:

 $R_{ISET} = 4000 \times VBG / I_{LED}$

where

- R_{ISET} is current setting resistor, kΩ
- I_{LED} is output current per output, mA

8.3.3.3 Brightness Control

The LP8862-Q1 controls the brightness of the display with conventional PWM. Output PWM directly follows the input PWM. Input PWM frequency can be in the range of 100 Hz to 20 kHz.

8.3.4 Power Line FET Control

The LP8862-Q1 has a control pin (SD) for driving the gate of an external power-line FET. Power-line FET is an optional feature. Power-line FET limits inrush current by turning on gradually when the device is enabled (VDDIO/EN = high, $V_{IN} > V_{GS}$). Inrush current is controlled by increasing sink current for the FET gradually to 230 μ A. In shutdown the LP8862-Q1 turns off the power-line FET and prevents possible DC-DC and LEDs leakage. The power switch also turns off in case of any fault which causes the device to enter FAULT RECOVERY state.

(3)

LP8862-Q1 SNVSA75D-NOVEMBER 2015-REVISED MAY 2017



8.3.5 Fault Detections

The LP8862-Q1 has fault detection for LED open and short, V_{IN} input overvoltage (VIN_OVP), V_{IN} undervoltage lockout (VIN_UVLO), power-line overcurrent (VIN_OCP), and thermal shutdown (TSD).

8.3.5.1 Adaptive DC-DC Voltage Control and Functionality of LED Fault Comparators

Adaptive voltage control function adjusts the DC-DC output voltage to the minimum sufficient voltage for proper LED current sink operation. The current sink with highest V_F LED string is detected and DC-DC output voltage adjusted accordingly. DC-DC adaptive control voltage step size is defined by maximum voltage setting, $V_{STEP} = (V_{OUT_MAX} - V_{OUT_MIN})$ /256. Periodic down pressure is applied to the target voltage to achieve better system efficiency.

Every LED current sink has 3 comparators for the adaptive DC-DC control and LED-fault detections. Comparator outputs are filtered; filtering time is 1 µs.





Figure 9. Comparators for Adaptive Voltage Control and LED Fault Detection

Figure 10 illustrates different cases which cause DC-DC voltage increase, decrease, or generate faults. In normal operation, voltage at the OUT1 and OUT2 pins is between LOW_COMP and MID_COMP levels, and V_{OUT} voltage stays constant. LOW_COMP level is the minimum for proper LED current sink operation, 1.1 × V_{SAT} + 0.2 V (typical). MID_COMP level is 1.1 × V_{SAT} + 1.2 V (typical) so typical headroom window is 1 V.

When voltage at OUT1 and OUT2 pin increases above MID_COMP level, DC-DC voltage adapts downwards.

When voltage at OUT1 or OUT2 pin falls below LOW_COMP threshold, DC-DC voltage adapts upwards. In the condition where V_{OUT} reaches the maximum and there are one or more outputs still below LOW_COMP level, an open LED fault is detected.

HIGH_COMP level, 6 V typical, is the threshold for shorted LED detection. When the voltage of OUT1 or OUT2 pin increases above HIGH_COMP level and the other output is within the normal headroom window, shorted LED fault is detected.







8.3.5.2 Overview of the Fault/Protection Schemes

Summary of LP8862-Q1 fault detection behavior is shown in Table 3. Detected faults (excluding LED open or short) cause device to enter FAULT_RECOVERY state. In FAULT_RECOVERY the DC-DC and LED current sinks of the device are disabled, power-line FET is turned off, and the FAULT pin is pulled low. The device recovers automatically and enters normal operating mode (ACTIVE) after a recovery time of 100 ms if the fault condition has disappeared. When recovery is succesful, FAULT pin is released.

In case a LED fault is detected, device continues normal operation and only the faulty string is disabled. Fault is indicated via FAULT pin which can be released by toggling VDDIO/EN pin low for a short period of 2...20 µs. LEDs are turned off for this period but device stays in ACTIVE mode. If VDDIO/EN is low longer, device goes to STANDBY and restarts when EN goes high again.


| FAULT/ PROTECTION | FAULT NAME | THRESHOLD | FAULT PIN | FAULT_ RECOVERY STATE | ACTION |
|----------------------------------|---------------|--|--------------|-----------------------------|--|
| VIN overvoltage protection | VIN_OVP | 1. $V_{IN} > 42 V$ 2. $V_{OUT} > V_{SET_DCDC} + 6.10 V$. V_{SET_DCDC} is voltage value defined by logic during adaptation | Yes | Yes | 1. Overvoltage is monitored from the beginning of soft start. Fault is detected if the duration of over-voltage condition is 100 μs minimum. 2. Overvoltage is monitored from the beginning of normal operation (ACTIVE mode). Fault is detected if over-voltage condition duration is 560 ms minimum (t _{filter}). After the first fault detection filter time is reduced to 50 ms for following recovery cycles. When device recovers and has been in ACTIVE mode for 160 ms, filter time is increased back to 560 ms . |
| VIN undervoltage lockout | VIN_UVLO | Falling 3.9 V Rising 4 V | Yes | Yes | Detects undervoltage condition at VIN pin. Sensed in all operating modes. Fault is detected if undervoltage condition duration is 100 μs minimum. |
| VIN overcurrent protection | VIN_OCP | 3 A (50-mΩ current sensor resistor) | Yes | Yes | Detects over current by measuring voltage of the R _{ISENSE} resistor connected between VIN and VSENSE_N pins. Sensed from the beginning of soft start. Fault is detected if undervoltage condition duration is 10 µs minimum. |
| Open LED fault | OPEN_LED | LOW_COMP threshold | Yes | No | Detected if the voltage of OUT1 pin or OUT2 pin is below threshold level, and DC-DC adaptive control has reached maximum voltage. Open string(s) is removed from the adaptive voltage control loop and current sink is disabled. Fault pin is released by toggling VDDIO/EN pin. If VDDIO/EN is low for a period of 220 µs, LEDs are turned off for this period but device stays ACTIVE. If VDDIO/EN is low longer, device goes to STANDBY and restarts when EN goes high again. |
| Shorted LED fault | SHORT_LED | Shorted string detection level 6 V | Yes | No | Detected if the voltage of OUT1 pin or OUT2 pin is above shorted string detection level, and the voltage of the other OUT pin is within headroom window. Shorted string is removed from the adaptive voltage control loop and current sink is disabled. Fault pin is released by toggling the VDDIO/EN pin. If VDDIO/EN is low for a period of 220 µs, LEDs are turned off for this period but device stays ACTIVE. If VDDIO/EN is low longer, device goes to STANDBY and restarts when EN goes high again. |
| Thermal protection | TSD | 165ºC Thermal Shutdown Hysteresis 20ºC | Yes | Yes | Thermal shutdown is monitored from the beginning of soft start. Die temperature must decrease by 20°C for device to recover. |

Table 3. Fault Detections



LP8862-Q1 SNVSA75D – NOVEMBER 2015 – REVISED MAY 2017

www.ti.com








Figure 12. VIN Overvoltage Protection (VIN OVP)






Figure 13. VIN Undervoltage Lockout


















8.4 Device Functional Modes

8.4.1 Device States

The LP8862-Q1 enters STANDBY mode when the internal LDO output rises above the power-on reset level, $V_{LDO} > V_{POR}$. In STANDBY mode the device is able to detect the VDDIO/EN signal. When VDDIO/EN is pulled high, the device powers up. During soft start the external power-line FET is opened gradually to limit inrush current. Soft start is followed by boost (SEPIC) start, during which time V_{OUT} is ramped to the initial value. After boost (SEPIC) start LED outputs are sensed to detect grounded outputs. Grounded outputs are disabled and excluded from the adaptive boost (SEPIC) voltage control loop.

If a fault condition is detected, the LP8862-Q1 enters FAULT_RECOVERY state. In this state power line FET is switched off and both the boost (SEPIC) and LED current sinks are disabled. Faults that cause the device to enter FAULT_RECOVERY are shown in Figure 17. When LED open or short is detected, faulty string is disabled but the device stays in ACTIVE mode.




Figure 17. State Diagram



Device Functional Modes (continued)




Figure 18. Timing Diagram for Typical Start-Up and Shutdown



9 Application and Implementation

9.1 Application Information

The LP8862-Q1 is designed for automotive applications, and an input voltage V_{IN} is intended to be connected to the automotive battery. Device circuitry is powered from the internal LDO, which can alternatively be used as an external VDD voltage — in this case external voltage should be in 4.5-V to 5.5-V range.

The LP8862-Q1 uses a simple four-wire control:

- VDDIO/EN for enable
- PWM input for brightness control
- SYNC pin for boost synchronisation (optional)
- FAULT output to indicate fault condition (optional)

9.2 Typical Applications

9.2.1 Typical Application for 2 LED Strings

Figure 19 shows typical application for the LP8862-Q1 which supports 2 LED strings with maximum current 160 mA per string. Boost switching frequency in this example is 400 kHz.




Figure 19. LP8862-Q1 Boost Mode, Two Strings, 160-mA String Configuration



Typical Applications (continued)

9.2.1.1 Design Requirements

Typical design parameters for a boost-mode two-string configuration are shown in Table 4:

| Table 4. Boost mode Design Farameters | | | | | | | | | |
|---------------------------------------|--|--|--|--|--|--|--|--|--|
| DESIGN PARAMETER | VALUE | | | | | | | | |
| VIN voltage range | 4.528 V | | | | | | | | |
| LED string | 2 × 8 LEDs (30 V) | | | | | | | | |
| LED string current | 160 mA | | | | | | | | |
| Max boost voltage | 37 V | | | | | | | | |
| Boost switching frequency | 400 kHz | | | | | | | | |
| External boost sync | not used | | | | | | | | |
| Boost spread spectrum | enabled | | | | | | | | |
| L1 | 22 µH | | | | | | | | |
| C _{IN} | 10 µF, 50 V | | | | | | | | |
| C _{IN BOOST} | 2 x (10-µF 50-V ceramic) + 33-µF 50-V electrolytic | | | | | | | | |
| C _{OUT} | 2 × (10-µF 50-V ceramic) + 33-µF 50-V electrolytic | | | | | | | | |
| C _{FB} | 15 pF | | | | | | | | |
| C _{LDO} | 1 µF, 10 V | | | | | | | | |
| R _{ISET} | 30 kΩ | | | | | | | | |
| R _{FSET} | 160 kΩ | | | | | | | | |
| RISENSE | 50 mΩ | | | | | | | | |
| R1 | 750 kΩ | | | | | | | | |
| R2 | 130 kΩ | | | | | | | | |
| R3 | 10 kΩ | | | | | | | | |
| R _{GS} | 20 kΩ | | | | | | | | |

| Table 4. | Boost | Mode | Design | Parameters |
|----------|-------|------|--------|------------|
|----------|-------|------|--------|------------|

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Inductor Selection

There are two main considerations when choosing an inductor; the inductor must not saturate, and the inductor current ripple must be small enough to achieve the desired output voltage ripple. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of application should be requested from the manufacturer. Shielded inductors radiate less noise and are preferred. The saturation current must be greater than the sum of the maximum load current and the worst case average-to-peak inductor current. Equation 4 shows the worst-case conditions:

$$I_{SAT} > \frac{I_{OUTMAX}}{D'} + I_{RIPPLE}$$
 For Boost
Where $I_{RIPPLE} = \frac{(V_{OUT} - V_{IN})}{(2 - 1)^2} \times \frac{V_{IN}}{V_{IN}}$

$$(2 \times L \times f) \quad V_{OUT}$$

Where D =
$$\frac{(V_{OUT} - V_{IN})}{(V_{OUT})}$$
 and D' = (1 - D)

- I_{RIPPLE} peak inductor current
- I_{OUTMAX} maximum load current
- V_{IN} minimum input voltage in application
- L min inductor value including worst case tolerances
- f minimum switching frequency
- V_{OUT} output voltage
- D Duty Cycle for CCM Operation
- V_{OUT} Output Voltage

LP8862-Q1 SNVSA75D-NOVEMBER 2015-REVISED MAY 2017



www.ti.com

As a result the inductor must be selected according to the I_{SAT} . A more conservative and recommended approach is to choose an inductor that has a saturation current rating greater than the maximum current limit. A saturation current rating of at least 3 A is recommended for most applications. See Table 2 for inductance recommendations for the different switching frequency ranges. Resistance of the inductor must be less than 300 m Ω for good efficiency.

See detailed information in *Understanding Boost Power Stages in Switch Mode Power Supplies.* "Power Stage Designer™ Tools" can be used for the boost calculation: http://www.ti.com/tool/powerstage-designer.

9.2.1.2.2 Output Capacitor Selection

A ceramic capacitor with $2 \times V_{MAX BOOST}$ or more voltage rating is recommended for the output capacitor. The DC-bias effect can reduce the effective capacitance by up to 80%, which needs to be considered in capacitance value selection. Capacitance recommendations for different boost switching frequencies are shown in Table 2. To minimize audible noise of ceramic capacitors their geometric size must typically be minimized.

9.2.1.2.3 Input Capacitor Selection

A ceramic capacitor with $2 \times V_{VIN MAX}$ or more voltage rating is recommended for the input capacitor. The DCbias effect can reduce the effective capacitance by up to 80%, which needs to be considered in capacitance value selection. Capacitance recommendations for different boost switching frequencies are shown in Table 2.

9.2.1.2.4 LDO Output Capacitor

A ceramic capacitor with at least 10-V voltage rating is recommended for the output capacitor of the LDO. The DC-bias effect can reduce the effective capacitance by up to 80%, which needs to be considered in capacitance value selection. Typically a $1-\mu$ F capacitor is sufficient.

9.2.1.2.5 Diode

A Schottky diode should be used for the boost output diode. Do not use ordinary rectifier diodes, since slow switching speeds and long recovery times cause the efficiency and the load regulation to suffer. Diode rating for peak repetitive current must be greater than inductor peak current (up to 3 A) to ensure reliable operation. Average current rating must be greater than the maximum output current. Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency. Choose a reverse breakdown voltage of the Schottky diode significantly larger than the output voltage.

9.2.1.2.6 Power Line Transistor


A pFET transistor with necessary voltage rating (V_{DS} at least 5 V higher than max input voltage) must be used. Current rating for the FET must be the same as input peak current or greater. Transfer characteristic is very important for pFET. V_{GS} for open transistor must be less than V_{IN} . A 20-k Ω resistor between pFET gate and source is sufficient.

9.2.1.2.7 Input Current Sense Resistor

A high-power 50 m Ω resistor must be used for sensing the boost input current. Power rating can be calculated from the input current and sense resistor resistance value. Increasing R_{ISENSE} decreases VIN_OCP current proportionally.



9.2.1.3 Application Curves



LP8862-Q1 SNVSA75D – NOVEMBER 2015 – REVISED MAY 2017



www.ti.com

9.2.2 SEPIC Mode Application

When LED string voltage can be above or below V_{IN} voltage, SEPIC configuration can be used. In Figure 24 an external frequency is used to synchronize SEPIC switching frequency. External frequency can be modulated to spread switching frequency spectrum.




Figure 24. SEPIC Mode, 2 Strings, 160-mA String Configuration

Typical design parameters for a SEPIC-mode two-string configuration are shown in Table 5:

Table 5. SEPIC Mode Design Parameters

| DESIGN PARAMETER | VALUE | | | | | | | | | |
|---------------------------|---|--|--|--|--|--|--|--|--|--|
| VIN voltage range | 4.530 V | | | | | | | | | |
| LED string | 2 × 2 LEDs (9 V) | | | | | | | | | |
| LED string current | 160 mA | | | | | | | | | |
| Max output voltage | 15 V | | | | | | | | | |
| SEPIC switching frequency | 300 kHz | | | | | | | | | |
| External boost sync | used | | | | | | | | | |
| Spread spectrum | Internal spread spectrum not available, external frequency input can be modulated | | | | | | | | | |
| L1 | 22 µH | | | | | | | | | |
| C _{IN} | 10 µF, 50 V | | | | | | | | | |
| CIN SEPIC | 2 × (10-µF 50-V ceramic) + 33-µF 50-V electrolytic | | | | | | | | | |
| C _{OUT} | 2 x (10-µF 50-V ceramic) + 33-µF 50-V electrolytic | | | | | | | | | |
| C _{LDO} | 1 µF, 10 V | | | | | | | | | |
| R _{ISET} | 30 kΩ | | | | | | | | | |
| R _{FSET} | 210 kΩ | | | | | | | | | |
| R _{ISENSE} | 50 mΩ | | | | | | | | | |
| R1 | 300 kΩ | | | | | | | | | |
| R2 | 130 kΩ | | | | | | | | | |
| R3 | 10 kΩ | | | | | | | | | |
| R _{GS} | 20 kΩ | | | | | | | | | |



9.2.2.1 Detailed Design Procedure

In SEPIC mode the maximum voltage at the SW pin is equal to the sum of the input voltage and the output voltage. Because of this, the maximum sum of input and output voltage must be limited below 50 V. See Detailed Design Procedure for general external component guidelines. The main differences of SEPIC compared to boost are described below.

Power Stage Designer™ Tool can be used for modeling SEPIC behavior: http://www.ti.com/tool/powerstagedesigner. For detailed explanation on SEPIC see Texas Instruments Analog Applications Journal Designing DC/DC Converters Based on SEPIC Topology (SLYT309).

9.2.2.1.1 Inductor

In SEPIC mode, coupled coil saturation rating should be higher than input side inductor peak current. Current values can be estimated using *Power Stage Designer™ Tool* or using equations in SLYT309.


9.2.2.1.2 Diode

In SEPIC mode diode peak current is equal to the sum of input and output currents. Diode rating for peak repetitive current must be greater than SW pin current limit (up to 3 A for transients) to ensure reliable operation. Average current rating must be greater than the maximum output current. Voltage rating must be higher than sum of input and output voltages.

9.2.2.1.3 Capacitor C1

A ceramic capacitor with low ESR is recommended. Voltage rating must be higher than maximum input voltage.


9.2.2.2 Application Curves



Two strings, 2 LEDs per string 160 mA/string







Two strings, 2 LEDs per string

160 mA/string

28

 $f_{SW} = 300 \text{ kHz}$

Figure 26. System Efficiency

10 Power Supply Recommendations

The LP8862-Q1 device is designed to operate from an automotive battery. The device must be protected from reversal voltage and voltage dump over 50 V. The resistance of the input supply rail must be low enough so that the input current transient does not cause too-high drop at the LP8862-Q1 VIN pin. If the input supply is connected by using long wires additional bulk capacitance may be required in addition to the ceramic bypass capacitors in the V_{IN} line.



www.ti.com



11 Layout

11.1 Layout Guidelines

Figure 27 shows a recommended layout for the LP8862-Q1 used to demonstrate the principles of a good layout. This layout can be adapted to the actual application layout if or where possible. It is important that all boost components are close to the chip, and the high current traces must be wide enough. By placing boost components on one side of the chip it is easy to keep the ground plane intact below the high current paths. This way other chip pins can be routed more easily without splitting the ground plane. Place LDO capacitor as close to LDO pin as possible.

Here are some main points to help the PCB layout work:

- Current loops need to be minimized:
 - For low frequency the minimal current loop can be achieved by placing the boost components as close as
 possible to the SW and PGND pins. Input and output capacitor grounds need to be close to each other to
 minimize current loop size.
 - Minimal current loops for high frequencies can be achieved by making sure that the ground plane is intact under the current traces. High frequency return currents try to find route with minimum impedance, which is the route with minimum loop area, not necessarily the shortest path. Minimum loop area is formed when return current flows just under the *positive* current route in the ground plane, if the ground plane is intact under the route.
- The GND plane needs to be intact under the high current boost traces to provide shortest possible return path and smallest possible current loops for high frequencies.
- Current loops when the boost switch is conducting and not conducting need to be on the same direction in optimal case.
- Inductor placement should be so that the current flows in the same direction as in the current loops. Rotating
 inductor 180° changes current direction.
- Use separate power and noise free grounds. The power ground is used for boost converter return current and noise-free ground for more sensitive signals, like LDO bypass capacitor grounding as well as grounding the GND pin of LP8862-Q1 device itself.
- Boost output feedback voltage to LEDs needs to be taken out *after* the output capacitors, not straight from the diode cathode.
- Place LDO 1-µF bypass capacitor as close as possible to the LDO pin.
- Input and output capacitors need strong grounding (wide traces, many vias to GND plane).
- If two output capacitors are used they need symmetrical layout to get both capacitors working ideally.
- Output ceramic capacitors have DC-bias effect. If the output capacitance is too low, it can cause boost to become unstable on some loads and this increases EMI. DC bias characteristics need to be obtained from the component manufacturer; it is not taken into account on component tolerance. X5R/X7R capacitors are recommended.



11.2 Layout Example




Figure 27. LP8862-Q1 Boost Layout



12 Device and Documentation Support

12.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Using the LP8862-Q1EVM Evaluation Module
- PowerPAD[™] Thermally Enhanced Package Application Note
- Understanding Boost Power Stages in Switch Mode Power Supplies
- Designing DC/DC Converters Based on SEPIC Topology
- Power Stage Designer[™] Tool can be used for both boost and SEPIC: http://www.ti.com/tool/powerstagedesigner

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | e Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|----------------------|------|----------------|-----------------|-------------------------------|----------------------|--------------|-------------------------|---------|
| LP8862QPWPRQ1 | ACTIVE | HTSSOP | PWP | 20 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | LP8862Q | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| LP8862QPWPRQ1 | HTSSOP | PWP | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| LP8862QPWPRQ1 | HTSSOP | PWP | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |



PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LP8862QPWPRQ1 | HTSSOP | PWP | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| LP8862QPWPRQ1 | HTSSOP | PWP | 20 | 2000 | 350.0 | 350.0 | 43.0 |

J_{JJJJJJJ}

PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PWP0020N

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PWP0020N

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0020N

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



PWP (R-PDSO-G20)

PowerPAD[™] PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PowerPAD[™] SMALL PLASTIC OUTLINE PWP (R-PDSO-G20)

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

A Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

Α.

B. This drawing is subject to change without notice.

All linear dimensions are in millimeters.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated