

40V_{IN}, 18V_{OUT}, 6A Synchronous Buck-Boost Silent Switcher

FEATURES

- 4-Switch Single Inductor Architecture Allows V_{IN} Above, Below or Equal to V_{OUT}
- Silent Switcher® Architecture for Low EMI
- Up to 95% Efficiency at 2MHz
- Proprietary Peak Current Mode
- 3V to 40V Input Voltage Range
- 1V to 18V Output Voltage Range
- $\pm 1.5\%$ Output Voltage Regulation
- Output/Input Current Regulation and Monitor
- Constant-Voltage/Constant-Current Regulation
- High Side PMOS Load Switch Driver
- No Top MOSFET Refresh Noise in Buck or Boost
- 200kHz to 2MHz Fixed Switching Frequency with External Frequency Synchronization and SSFM
- V_{OUT} Disconnected from V_{IN} During Shutdown
- Small 4mm × 6mm 32-Pin LQFN Package
- AEC-Q100 Qualified for Automotive Applications

APPLICATIONS

- Automotive, Industrial, Telecom Systems
- Voltage Regulator with Accurate Current Limit
- High Frequency Battery-Powered System
- USB-PD Source

DESCRIPTION



The LT®8350 is a monolithic 4-switch synchronous buck-boost converter with Silent Switcher architecture to minimize EMI emissions while delivering high efficiency at high switching frequency. The switcher can regulate the output voltage, input or output current from input voltages above, below, or equal to the output voltage. The proprietary peak current mode control scheme allows adjustable and synchronizable 200kHz to 2MHz fixed frequency operation, or spread spectrum frequency modulation (SSFM) operation. With 3V to 40V input voltage range, 1V to 18V output voltage capability, and seamless low noise transitions between operation regions, the LT8350 is ideal for voltage regulator, battery and supercapacitor charger applications in automotive, industrial, telecom, and battery powered systems.

The LT8350 provides input or output current monitor and power good flag. Robust fault protection is provided to detect output short-circuit condition, during which the LT8350 retries, latches off, or keeps running.

All registered trademarks and trademarks are the property of their respective owners.

TYPICAL APPLICATION

95% Efficient 24W (12V, 2A) 2MHz Buck-Boost Voltage Regulator with Output Current Limit




LT8350

ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{IN} , EN/UVLO, ISP, ISN	–0.3V to 42V
V_{OUT} , EXT V_{CC}	–0.3V to 20V
SW1	–0.3V to 42V
SW2	–0.3V to 20V
BST1	47V
BST2	25V
BST1–SW1, BST2–SW2, INT V_{CC}	–0.3V to 5V
CTRL, FB, LOADEN, SYNC/MODE, \overline{PGOOD}	–0.3V to 5V
ISMON, V_C , RT	–0.3V to 5V
SS, V_{REF}	–0.3V to 4V
ISP–ISN	–1V to 1V
CLKOUT, LOADTG	(Note 2)
Operating Junction Temperature Range (Notes 3, 4)	
LT8350R	–40°C to 150°C
Storage Temperature Range	
	–65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MARKING*		PACKAGE TYPE**	MSL RATING	TEMPERATURE RANGE
		DEVICE	FINISH CODE			
LT8350RV#PBF	Au (RoHS)	8350	e4	LQFN (Laminate Package with QFN Footprint)	3	–40°C to 150°C
AUTOMOTIVE PRODUCTS***						
LT8350RV#WPBF	Au (RoHS)	8350	e4	LQFN (Laminate Package with QFN Footprint)	3	–40°C to 150°C

- Contact the factory for parts specified with wider operating temperature ranges. *Pad or ball finish code is per IPC/JEDEC J-STD-609.
- [Recommended LGA and BGA PCB Assembly and Manufacturing Procedures](#)

***Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

- [LGA and BGA Package and Tray Drawings](#)

**The LT8350 package has the same footprint as a standard 4mm × 6mm QFN package.

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 12\text{V}$, $V_{EN/UVLO} = 1.5\text{V}$, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input and Output						
V_{IN} Operating Voltage Range		●	3		40	V
V_{IN} Shutdown Current	$V_{EN/UVLO} = 0.3\text{V}$			2	5	μA
V_{IN} Active Current (Not Switching)	$V_{EN/UVLO} = 1.5\text{V}$, $\text{EXTV}_{CC} = 0\text{V}$			3.5	5	mA
	$V_{EN/UVLO} = 1.5\text{V}$, $\text{EXTV}_{CC} = 5\text{V}$			400	650	μA
EXTV_{CC} Voltage Range		●	1		18	V
V_{OUT} Voltage Range		●	0		18	V
EN/UVLO Shutdown Threshold	Falling		0.3	0.6	0.9	V
EN/UVLO Enable Threshold	Falling	●	1.196	1.220	1.244	V
EN/UVLO Enable Hysteresis				15		mV
EN/UVLO Hysteresis Current	$V_{EN/UVLO} = 1.1\text{V}$		2.1	2.5	2.9	μA
	$V_{EN/UVLO} = 1.5\text{V}$		-0.1	0	0.1	μA
Linear Regulators						
INTV_{CC} Regulation Voltage	$I_{\text{INTV}_{CC}} = 20\text{mA}$		3.4	3.6	3.8	V
V_{REF} Regulation Voltage	$I_{V_{REF}} = 100\mu\text{A}$	●	1.97	2.00	2.03	V
Current Regulation Loop						
Full-Scale Current Regulation $V_{(ISP-ISP)}$	$V_{CTRL} = 2\text{V}$, $V_{ISP} = 12\text{V}$	●	94	100	103	mV
	$V_{CTRL} = 2\text{V}$, $V_{ISP} = 0\text{V}$	●	94	100	103	mV
ISP/ISN Input Common Mode Range		●	0		40	V
ISP/ISN Current Regulation Amplifier g_m				2300		μS
Voltage Regulation Loop						
FB Pin Current	FB in Regulation, Current Out of Pin			35	80	nA
FB Regulation Voltage	$V_C = 0.8\text{V}$	●	0.985	1.00	1.015	V
FB Line Regulation	$V_{IN} = 3\text{V}$ to 40V			0.02	0.2	%
FB Load Regulation				0.02	0.1	%
FB Voltage Regulation Amplifier g_m				580		μS
V_C Output Impedance				10		$\text{M}\Omega$
Power Switches						
Maximum Switch Current Limit	Peak-Boost Current Mode		6.3	7.0	7.7	A
	Peak-Buck Current Mode		5.8	7.0	8.0	A
Switch A On-Resistance (From V_{IN} to SW1)	$I_{SW} = 1\text{A}$			50		$\text{m}\Omega$
Switch B On-Resistance (From SW1 to GND)	$I_{SW} = 1\text{A}$			50		$\text{m}\Omega$
Switch C On-Resistance (From SW2 to GND)	$I_{SW} = 1\text{A}$			30		$\text{m}\Omega$
Switch D On-Resistance (From V_{OUT} to SW2)	$I_{SW} = 1\text{A}$			30		$\text{m}\Omega$
Oscillator						
Switching Frequency	$V_{\text{SYNC/MODE}} = 0\text{V}$, $R_T = 14.3\text{k}\Omega$	●	1900	2000	2100	kHz
	$V_{\text{SYNC/MODE}} = 0\text{V}$, $R_T = 178\text{k}\Omega$		260	290	320	kHz
SYNC Frequency			200		2000	kHz
SYNC/MODE Threshold Voltage			0.4		1.5	V
Spread Spectrum Above Oscillator Frequency	$V_{\text{SYNC/MODE}} = 3.6\text{V}$		20	23	26	%

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 12\text{V}$, $V_{EN/UVLO} = 1.5\text{V}$, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Fault						
FB Short Threshold (V_{FB})	Falling		0.23	0.25	0.27	V
FB Short Hysteresis			38	50	62	mV
ISP/ISN Over Current Threshold $V_{(ISP-ISN)}$	$V_{ISP} = 12V$		750			mV
\overline{PGOOD} Upper Threshold Offset from V_{FB}	Rising		8	10	12	%
\overline{PGOOD} Lower Threshold Offset from V_{FB}	Falling		-12	-10	-8	%
\overline{PGOOD} Pull-Down Resistance				130	200	Ω
SS Hard Pull-Down Resistance				130	200	Ω
SS Pull-Up Current	$V_{FB} = 0.8V, V_{SS} = 0V$		10.5	12.5	14.5	μA
SS Pull-Down Current	$V_{FB} = 1V, V_{SS} = 2V$		1.0	1.25	1.5	μA
SS Fault Latch-Off Threshold				1.75		V
SS Fault Reset Threshold				0.2		V
Output Current Monitor						
ISMON Voltage	$V_{(ISP-ISN)} = 100mV, V_{ISP} = 12V/0V$ $V_{(ISP-ISN)} = 0mV, V_{ISP} = 12V/0V$		1.21	1.25	1.29	V
			0.22	0.25	0.28	V
Load Switch Driver						
LOADEN Threshold	Rising		1.5			V
LOADEN Hysteresis			540			mV
Minimum V_{OUT} for LOADTG to be On	$V_{LOADEN} = 5V$		3			V
LOADTG On Voltage $V_{(VOUT-LOADTG)}$	$V_{OUT} = 12V$		4.5	5	5.5	V
LOADTG Off Voltage $V_{(VOUT-LOADTG)}$	$V_{OUT} = 12V$		-0.1	0	0.1	V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Do not apply a positive or negative voltage source to these pins, otherwise permanent damage may occur.

Note 3: The LT8350R is specified over the -40°C to 150°C operating junction temperature range. High Junction temperatures degrade operating lifetimes. Note the maximum ambient temperature consistent


with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

Note 4: The LT8350 includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 150°C when overtemperature protection is active. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.


TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, unless otherwise noted.


Efficiency vs Load Current (Buck Region)




Efficiency vs Load Current (Buck-Boost Region)




Efficiency vs Load Current (Boost Region)




Switching Waveforms (Buck Region)




Switching Waveforms (Buck-Boost Region)




Switching Waveforms (Boost Region)




V_{IN} Shutdown Current



V_{IN} Active Current




V_{REF} Voltage vs Temperature



TYPICAL PERFORMANCE CHARACTERISTICS


 $T_A = 25^\circ\text{C}$, unless otherwise noted.

EN/UVLO Enable Threshold




8350 G10

EN/UVLO Hysteresis Current




8350 G11


CTRL Off Threshold




8350 G12

 $V_{\text{(ISP-ISN)}}$ Regulation vs V_{CTRL} 


8350 G13

 $V_{\text{(ISP-ISN)}}$ Regulation vs V_{ISP} 

8350 G14


 $V_{\text{(ISP-ISN)}}$ Regulation vs Temperature

8350 G15


 $V_{\text{(ISP-ISN)}}$ Regulation vs V_{FB} 

8350 G16

FB Regulation vs Temperature



8350 G17


Power Switch $R_{\text{DS(ON)}}$ 

8350 G18


TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, unless otherwise noted.


Peak Current vs Temperature




Min On-Time vs Temperature




Max On-Time vs Temperature




FB Short-Circuit Threshold




PGOOD Thresholds




ISMON vs Temperature




ISMON vs $V_{(ISP-ISN)}$



SS Current vs Temperature



Frequency vs Temperature



PIN FUNCTIONS

V_{IN} (Pin 2, 3): Input Voltage Pin. The V_{IN} pin supplies the internal circuitry and connects to the power input of the converter. Bypass this pin to ground with a ceramic capacitor. The bypass capacitor should be placed as close to the chip as possible with vias directly down to the ground plane.

EN/UVLO (Pin 5): Enable and Undervoltage Lockout Pin. Force the pin below 0.3V to shut down the chip and reduce V_{IN} quiescent current below 2μA. Force the pin above 1.235V (typical) for normal operation. The accurate 1.220V falling threshold can be used to program an undervoltage lockout (UVLO) threshold with a resistor divider from V_{IN} to ground. An accurate 2.5μA pull-down current allows the programming of V_{IN} UVLO hysteresis. If neither function is used, tie this pin directly to V_{IN}.

INTV_{CC} (Pin 6): Internal 3.6V Linear Regulator Output Pin. Powered from the V_{IN} pin, the INTV_{CC} supplies the internal control circuitry and gate drivers. Do not force any voltage on this pin. Place a 1μF bypass capacitor to GND close to the package.

RP (Pin 7): Factory Test Pin. Always tie this pin to INTV_{CC}.

LOADEN (Pin 8): Load Switch Enable Input. The LOADEN pin is used to control the ON/OFF of the high side PMOS load switch. If the load switch control is not used, tie this pin to V_{REF} or INTV_{CC}. Forcing the pin low turns off all power switches, disconnects the V_C pin from all internal loads, and turns off LOADTG.

V_{REF} (Pin 9): Voltage Reference Output Pin. The V_{REF} pin provides an accurate 2V reference capable of supplying up to 2mA current. It can be used to supply resistor networks for setting the voltages at the CTRL pin. Place a 220nF bypass capacitor to GND close to the package.

ISMON (Pin 10): ISP/ISN Current Monitor Output Pin. The ISMON pin generates a buffered voltage that is equal to ten times V_(ISP-ISN) plus 0.25V offset voltage. The voltage on the ISMON pin will be 1.25V when V_(ISP-ISN) is equal to 100mV full-scale.

ISP (Pin 11): Positive Terminal of ISP/ISN Current Sense Resistor (R_{IS}). Ensure accurate current sense with Kelvin connection.

ISN (Pin 12): Negative Terminal of ISP/ISN Current Sense Resistor (R_{IS}). Ensure accurate current sense with Kelvin connection.

CTRL (Pin 13): Control Input for ISP/ISN Current Sense Threshold. The CTRL pin is used to program the ISP/ISN regulation current:

$$I_{IS(MAX)} = \frac{\text{MIN}(V_{CTRL} - 0.25V, 1V)}{10 \cdot R_{IS}}$$

The V_{CTRL} can be set by an external voltage reference or a resistor divider from V_{REF} to ground. For 0.25V ≤ V_{CTRL} ≤ 1.15V, the current sense threshold linearly goes up from 0mV to 90mV. For V_{CTRL} ≥ 1.35V, the current sense threshold is constant at 100mV full-scale value. For 1.15V ≤ V_{CTRL} ≤ 1.35V, the current sense threshold smoothly transitions from the linear function of V_{CTRL} to the 100mV constant value. Tie CTRL pin to V_{REF} for the 100mV full-scale threshold. Force the pin below 0.1V to stop switching.

FB (Pin 14): Voltage Loop Feedback Input. The FB pin is used for constant-voltage regulation and output fault protection. The internal error amplifier with its output V_C regulates V_{FB} to 1V through the DC/DC converter. During the output short-circuit (V_{FB} < 0.25V) fault condition, the part gets into one fault mode per customer setting. During an overvoltage (V_{FB} > 1.1V) condition, the part turns off all power switches and LOADTG.

V_C (Pin 15): Error Amplifier Output to Set Inductor Current Comparator Threshold. The V_C pin is used to compensate the control loop with an external RC network. During LOADEN low state, the V_C pin is disconnected from all internal loads to store its voltage information.

PGOOD (Pin 16): Power Good Open Drain Output. The PGOOD pin is pulled low when the FB pin is within ±10% of the final regulation voltage. To function, this pin requires an external pull-up resistor.

SS (Pin 17): Soft-Start Timer Setting. The SS pin is used to set soft-start timer by connecting a capacitor to ground. An internal 12.5μA pull-up current charging the external SS capacitor gradually ramps up FB regulation voltage. A

PIN FUNCTIONS

22nF capacitor is recommended on this pin. Any UVLO or thermal shutdown immediately pulls SS pin to ground and stops switching. Using a single resistor from SS to V_{REF} , the LT8350 can be set in three different fault modes during output short-circuit fault condition: hiccup (no resistor), latch-off (499k), and keep-running (100k). See more details in the Applications Information section.

RT (Pin 18): Switching Frequency Setting. Connect a resistor from this pin to ground to set the internal oscillator frequency from 200kHz to 2MHz.

SYNC/MODE (Pin 19): External Switching Frequency Synchronization and Operation Mode Selection. This pin allows five selectable modes for optimization of performance:

1. External Clock: For external frequency synchronization and force continuous mode at light load.
2. $INTV_{CC}$: For spread spectrum frequency modulation and force continuous mode at light load.
3. V_{REF} : For spread spectrum frequency modulation and pulse-skipping mode at light load.
4. Float: For internal oscillator frequency and force continuous mode at light load.
5. GND: For internal oscillator frequency and pulse-skipping mode at light load.

CLKOUT (Pin 20): Clock output. The CLKOUT pin provides a 50% duty cycle square wave with 180 degrees out of phase with the system clock. This allows synchronization with other regulators. Float this pin if the CLKOUT function is not used.

EXTV_{CC} (Pin 21): Second Input Supply for Powering $INTV_{CC}$. The part intelligently chooses either V_{IN} or $EXTV_{CC}$ for $INTV_{CC}$ LDO to improve efficiency. See $EXTV_{CC}$ connection in the Applications Information section. Tie this pin to GND if not used.

LOADTG (Pin 22): High Side PMOS Load Switch Top Gate Drive. The LOADTG pin produces a buffered and inverted version of the LOADEN input signal and drives an external high side PMOS load switch with a voltage swing from the higher voltage between ($V_{OUT}-5V$) and 1.2V to V_{OUT} . Leave this pin open if not used.

V_{OUT} (Pin 24, 25): Power Output. The V_{OUT} pins connect to the power output of the converter, and also serve as the positive rail for the LOADTG drive. Bypass this pin to ground with a ceramic capacitor. The bypass capacitor should be placed as close to the chip as possible with vias directly down to the ground plane.

SW2 (Pin 27, 28): Boost Side Switch Node. The SW2 pins connect to the internal power switches, and swing from ground to a diode voltage above V_{OUT} . Do not force any voltage on these pins.

BST2 (Pin 29): Boost Side Bootstrap Floating Driver Supply. The BST2 pin connects to an integrated bootstrap diode from the $INTV_{CC}$ pin and supplies the boost side top power switch gate driver. Place a 100nF bypass capacitor to SW2 close to the package.


BST1 (Pin 30): Buck Side Bootstrap Floating Driver Supply. The BST1 pin connects to an integrated bootstrap diode from the $INTV_{CC}$ pin and supplies the buck side top power switch gate driver. Place a 100nF bypass capacitor to SW1 close to the package.

SW1 (Pin 31, 32): Buck Side Switch Node. The SW1 pins connect to the internal power switches, and swing from a diode voltage drop below ground up to V_{IN} . Do not force any voltage on these pins.

GND (Exposed Pad Pins 33, 34, 35, 36): Ground. Solder the exposed pads directly to the ground plane.

Corner Pins: These pins are for mechanical support only and can be tied anywhere on the PCB.

BLOCK DIAGRAM



6350 BD

OPERATION

The LT8350 is a current mode DC/DC converter that can regulate output voltage from input voltage above, below, or equal to the output voltage. Four internal low resistance N-channel DMOS switches minimize the size of the application circuit and reduce power losses to maximize efficiency. Internal high side gate drivers, further simplify the design process. The ADI proprietary peak current mode control scheme directly senses the inductor current across the internal power switches and provides smooth transition between buck region, buck-boost region, and boost region. The LT8350 can be configured to operate over a wide range of switching frequencies, from 200kHz to 2MHz, allowing applications to be optimized for broad area and efficiency. The operation can be best understood by referring to the Block Diagram.

Power Switch Control

Figure 1 shows the topology of the LT8350 power stage which is comprised of four N-channel DMOS switches and their associated gate drivers. Figure 2 shows the current mode control as a function of V_{IN}/V_{OUT} ratio and Figure 3 shows the operation region as a function of V_{IN}/V_{OUT} ratio. The power switches are properly controlled to smoothly transition between modes and regions. Hysteresis is added to prevent chattering between modes and regions.




Figure 1. Power Stage Schematic

There are total four states: (1) peak-buck current mode control in buck region, (2) peak-buck current mode control in buck-boost region, (3) peak-boost current mode control in buck-boost region, and (4) peak-boost current mode control in boost region. The following sections give detailed description for each state with waveforms, in which the shoot-through protection dead time between switches A and B, between switches C and D are ignored for simplification.




Figure 2. Current Mode vs V_{IN}/V_{OUT} Ratio




Figure 3. Operation Region vs V_{IN}/V_{OUT} Ratio

OPERATION

(1) Peak-Buck in Buck Region ($V_{IN} \gg V_{OUT}$)

When V_{IN} is much higher than V_{OUT} , the LT8350 uses peak-buck current mode control in buck region (Figure 4). Switch C is always off and switch D is always on. At the beginning of every cycle, switch A is turned on and the inductor current ramps up. When the inductor current hits the peak buck current threshold commanded by V_C voltage at buck current comparator A1 during (A+D) phase, switch A is turned off and switch B is turned on for the rest of the cycle. Switches A and B will alternate, behaving like a typical synchronous buck regulator.




Figure 4. Peak-Buck in Buck Region ($V_{IN} \gg V_{OUT}$)

(2) Peak-Buck in Buck-Boost Region ($V_{IN} \sim V_{OUT}$)

When V_{IN} is slightly higher than V_{OUT} , the LT8350 uses peak-buck current mode control in buck-boost region (Figure 5). In each switching cycle, switch C is turned on for the beginning 20% cycle and switch D is turned on for the remaining 80% cycle. At the beginning of every cycle, switches A and C are turned on and the inductor current ramps up. After 20% cycle, switch C is turned off and switch D is turned on, and the inductor keeps ramping up. When the inductor current hits the peak buck current threshold commanded by V_C voltage at buck current




Figure 5. Peak-Buck in Buck-Boost Region ($V_{IN} \sim V_{OUT}$)

comparator A1 during (A+D) phase, switch A is turned off and switch B is turned on for the rest of the cycle.

(3) Peak-Boost in Buck-Boost Region ($V_{IN} < V_{OUT}$)

When V_{IN} is slightly lower than V_{OUT} , the LT8350 uses peak-boost current mode control in buck-boost region (Figure 6). In each switching cycle, switch A is turned on for the beginning 80% cycle and switch B is turned on for the remaining 20% cycle. At the beginning of every cycle,




Figure 6. Peak-Boost in Buck-Boost Region ($V_{IN} < V_{OUT}$)

OPERATION

switches A and C are turned on and the inductor current ramps up. When the inductor current hits the peak boost current threshold commanded by V_C voltage at boost current comparator A2 during (A+C) phase, switch C is turned off and switch D is turned on for the rest of the cycle. After 80% cycle, switch A is turned off and switch B is turned on for the rest of the cycle.

(4) Peak-Boost in Boost Region ($V_{IN} \ll V_{OUT}$)

When V_{IN} is much lower than V_{OUT} , the LT8350 uses peak-boost current mode control in boost region (Figure 7). Switch A is always on and switch B is always off. At the beginning of every cycle, switch C is turned on and the inductor current ramps up. When the inductor current hits the peak boost current threshold commanded by V_C voltage at boost current comparator A2 during (A+C) phase, switch C is turned off and switch D is turned on for the rest of the cycle. Switches C and D will alternate, behaving like a typical synchronous boost regulator.




Figure 7. Peak-Boost in Boost Region ($V_{IN} \ll V_{OUT}$)

Main Control Loop

The LT8350 is a fixed frequency current mode DC/DC converter. The inductor current is directly sensed across the internal switch A. The current sense voltage is added to a slope compensation ramp signal from the internal oscillator. The summing signal is then fed into the positive terminals of the buck current comparator A1 and boost current comparator A2. The negative terminals of A1 and A2 are controlled by the voltage on the V_C pin, which is the diode-OR of error amplifiers EA1 and EA2.

Depending on the state of the peak-buck peak-boost current mode control, either the buck logic or the boost logic is controlling the four power switches so that either the FB voltage is regulated to 1V or the current sense voltage between the ISP and ISN pins is regulated by the CTRL pin during normal operation. The gains of EA1 and EA2 have been balanced to ensure smooth transition between constant-voltage and constant-current operation with the same compensation network.

Light Load Current Operation

At light load, the LT8350 can be configured to operate in forced continuous conduction mode or discontinuous conduction mode.

In force continuous conduction mode, the LT8350 runs at their full switching frequency.

In discontinuous conduction mode, both buck and boost reverse current sense thresholds are set to be positive, thus preventing any reverse current flowing from the output to the input. In the buck region, switch B is turned off whenever the buck reverse current threshold is triggered during (B+D) phase. In the boost region, switch D is turned off whenever the boost reverse current threshold is triggered during (A+D) phase. In the buck-boost

OPERATION

region, switch D is turned off whenever the boost reverse current threshold is triggered during (A+D) phase, and both switches B and D are turned off whenever the buck reverse current threshold is triggered during (B+D) phase. As the load becomes lower and lower, or when a smaller value inductor is used and the inductor current ripple is bigger, the LT8350 may run in pulse-skipping mode, where the switches are held off for multiple cycles (i.e., skipping pulses) to maintain the regulation.

Internal Charge Path

Each of the two high side gate drivers is biased from its floating bootstrap capacitor C_{BST1} and C_{BST2} , which is normally recharged by $INTV_{CC}$ through the integrated bootstrap diode D1 and D2 when the bottom power switches are turned on. When the LT8350 operates exclusively in the buck or boost regions, one of the top power switches is constantly on. Internal charge paths, from V_{OUT} and BST2 to BST1, or from V_{IN} and BST1 to BST2, charge the bootstrap capacitors to above 3.3V so that the top power switch can be kept on.

Shutdown and Power-On-Reset

The LT8350 enters shutdown mode and drains less than 2 μ A (typical) quiescent current when the EN/UVLO pin is below its shutdown threshold (0.3V minimum). Once the EN/UVLO pin is above its shutdown threshold (0.9V maximum), the LT8350 wakes up startup circuitry, generates bandgap reference, and powers up the internal $INTV_{CC}$ LDO. The $INTV_{CC}$ LDO supplies the internal control circuitry and gate drivers. Now the LT8350 enters under-voltage lockout (UVLO) mode with a hysteresis current (2.5 μ A typical) pulled into the EN/UVLO pin. When the $INTV_{CC}$ pin is charged above its rising UVLO threshold (2.52V typical), and the EN/UVLO pin passes its rising enable threshold (1.235V typical), and the junction temperature is less than its thermal shutdown (165°C typical), the LT8350 enters enable mode, in which the EN/UVLO hysteresis current is turned off and V_{REF} is being charged

up from ground. From the time of entering enable mode to the time of V_{REF} passing its rising UVLO threshold (1.89V typical), the LT8350 is going through a power-on-reset (POR), waking up the entire internal control circuitry and settling to the right initial conditions. After the POR, the LT8350 is ready and waiting for the signals on the CTRL and LOADEN pins to start switching.

Start-Up and Fault Protection

Figure 8 shows the start-up and fault sequence for the LT8350. During the POR state, the SS pin is hard pulled down with a 130 Ω to ground. In a pre-biased condition, the SS pin has to be pulled below 0.2V to enter the INIT state, where the LT8350 waits 10 μ s so that the SS pin can be fully discharged to ground. After the 10 μ s, the LT8350 enters the UP/PRE state when the LOADON signal goes high. The LOADON high signal happens when CTRL pin is above its CTRL OFF thresholds (0.225V typical) and the LOADEN is high.

During the UP/PRE state, the SS pin is charged up by a 12.5 μ A pull-up current while the switching is disabled and the LOADTG is turned off. Once the SS pin is charged above 0.25V, the LT8350 enters the UP/TRY state, where the LOADTG is turned on first while the switching is still disabled. If an excessive current flowing through the current sense resistor triggers the ISP/ISN over current (ISOC) signal, it will reset the LT8350 back into the POR state. After 10 μ s in the UP/TRY state without triggering the ISOC signal, the LT8350 enters the UP/RUN state.

During the UP/RUN state, the switching is enabled and the start-up of the output voltage V_{OUT} is controlled by the voltage on the SS pin. When the SS pin voltage is less than 1V, the LT8350 regulates the FB pin voltage to the SS pin voltage instead of the 1V reference. This allows the SS pin to be used to program soft-start by connecting an external capacitor from the SS pin to GND. The internal 12.5 μ A pull-up current charges up the capacitor, creating a voltage ramp on the SS pin. As the SS pin voltage rises

OPERATION

linearly from 0.25V to 1V (and beyond), the output voltage V_{OUT} rises smoothly to its final regulation voltage.

Once the SS pin is charged above 1.75V, the LT8350 enters the OK/RUN state, where the output short detection is activated. The output short means that $V_{FB} < 0.25V$. When the output short happens, the LT8350 enters the FAULT/RUN state, where a 1.25 μ A pull-down current slowly discharges the SS pin with the other conditions the same as the OK/RUN state. Once the SS pin is discharged below 1.7V, the LT8350 enters the DOWN/STOP state and the short detection is deactivated with the previous fault latched. Once the SS pin is discharged below 0.2V and the LOADON signal is still high, the LT8350 goes back to the UP/RUN state.

In output short condition, the LT8350 can be set to hiccup, latch-off, or keep-running fault protection mode with a resistor between the SS and V_{REF} pins. Without any resistor, the LT8350 will hiccup between 0.2V and 1.75V and go around the UP/RUN, OK/RUN, FAULT/RUN, and DOWN/STOP states until the fault condition is cleared. With a 499k Ω resistor, the LT8350 will latch off until the EN/UVLO is toggled. With a 100k Ω resistor, the LT8350 will keep running regardless of the fault.




Figure 8. Start-Up and Fault Sequence

APPLICATIONS INFORMATION

The front page shows a typical LT8350 application circuit. This Applications Information section serves as a guideline of selecting external components for typical applications. The examples and equations in this section assume continuous conduction mode unless otherwise specified.

Switching Frequency Selection

The LT8350 uses a constant frequency control scheme between 200kHz and 2MHz. Selection of the switching frequency is a trade-off between efficiency and component size. Low frequency operation improves efficiency by reducing MOSFET switching losses, but requires larger inductor and capacitor values. For high power applications, consider operating at lower frequencies to minimize MOSFET heating from switching losses. For low power applications, consider operating at higher frequencies to minimize the total solution size. In addition, the specific application also plays an important role in switching frequency selection. In a noise-sensitive system, the switching frequency is usually selected to keep the switching noise out of a sensitive frequency band.

Switching Frequency Setting

The switching frequency of the LT8350 can be set by the internal oscillator. With the SYNC/MODE pin pulled to ground, the switching frequency is set by a resistor from the RT pin to ground. Table 1 shows R_T resistor values for common switching frequencies.

Table 1. Switching Frequency vs R_T Value (1% Resistor)

f_{osc} (kHz)	R_T (k Ω)
200	249
400	124
600	78.7
800	56.2
1000	43.2
1200	33.2
1400	26.1
1600	21.5
1800	17.4
2000	14.3

Spread Spectrum Frequency Modulation

Switching regulators can be particularly troublesome for applications where electromagnetic interference (EMI) is a concern. To improve the EMI performance, the LT8350 implements a triangle spread spectrum frequency modulation scheme. With the SYNC/MODE pin tied to $INTV_{CC}$, the LT8350 starts to spread its switching frequency 23% (typical) above the internal oscillator frequency. Figure 9 and Figure 10 show the noise spectrum of the typical application (Figure 14) when the part operates at 12V_{OUT}, 2.5A and 350kHz with ferrite bead EMI filter and spread spectrum enabled.




Figure 9. Conducted Average EMI (CISPR25)




Figure 10. Conducted Peak EMI (CISPR25)

APPLICATIONS INFORMATION

Frequency Synchronization

The LT8350 switching frequency can be synchronized to an external clock using the SYNC/MODE pin. Driving the SYNC/MODE with 10% to 90% duty cycle waveform is recommended. Due to the use of a phase-locked loop (PLL) inside, there is no restriction between the synchronization frequency and the internal oscillator frequency. The rising edge of the synchronization clock represents the beginning of a switching cycle, turning on switches A and C, or switches A and D.

Maximum Output Current

The LT8350 is a constant-voltage constant-current buck-boost converter. The output voltage is regulated up to the current limit threshold, which is set by the CTRL pin voltage and the current sense resistor across the ISP/ISN pins. If the accurate current limit is not required in the application, connect the CTRL pin to V_{REF} and short the ISP and ISN pins to disable this accurate current limit function. Refer to the Programming Input or Output Current Limit section for more details.

In practice, the maximum output current can be limited by the thermal constraints of the application. Figure 11 shows the measured output currents over V_{IN} that increase the case temperature by 60°C. The output is regulated at 12V, and the ambient temperature is 25°C. The measurements were done using the LT8350 demo board. Figure 11 can be a reference to estimate how much output current and power the LT8350 can provide under the temperature constraint for a given application.




Figure 11. LT8350 Output Currents Resulting 60°C Case Temperature Increase

Another factor that can limit the output current and power from the LT8350 is the maximum switch current limit. The typical maximum switch current limit is 6.8A. When the output current and power increase for a given input voltage, the input current will increase until the peak of the inductor current reaches the maximum switch current limit. If the load demands more current, the output voltage may decrease as the converter will regulate the peak of the inductor current to be less than the maximum switch current limit.

Inductor Selection

The switching frequency and inductor selection are inter-related in that higher switching frequencies allow the use of smaller inductor and capacitor values. The inductor value has a direct effect on ripple current. The highest current ripple $\Delta I_L\%$ happens in the buck region at $PV_{IN(MAX)}$, and the lowest current ripple $\Delta I_L\%$ happens in the boost region at $V_{IN(MIN)}$. For any given ripple allowance, the minimum inductance can be calculated as:

$$L_{BUCK} > \frac{V_{OUT} \cdot (V_{IN(MAX)} - V_{OUT})}{f_{SW} \cdot I_{OUT(MAX)} \cdot \Delta I_L\% \cdot V_{IN(MAX)}}$$

$$L_{BOOST} > \frac{V_{IN(MIN)}^2 \cdot (V_{OUT} - V_{IN(MIN)})}{f_{SW} \cdot I_{OUT(MAX)} \cdot \Delta I_L\% \cdot V_{OUT}^2}$$

where:

f_{SW} is switching frequency

$\Delta I_L\%$ is allowable inductor current ripple

$V_{IN(MIN)}$ is minimum input voltage

$V_{IN(MAX)}$ is maximum input voltage

V_{OUT} is output voltage

$I_{OUT(MAX)}$ is maximum output current

Slope compensation provides stability in constant frequency current mode control by preventing subharmonic

APPLICATIONS INFORMATION

oscillations at certain duty cycles. The minimum inductance required for stability can be calculated as:

$$L > \frac{V_{OUT}}{2 \cdot f_{SW} \cdot I_{SW(MAX)}}$$

where:

f_{SW} is switching frequency

$I_{SW(MAX)}$ is maximum switch current limit = 6.8A (typical)

For high efficiency, choose an inductor with low core loss, such as ferrite. Also, the inductor should have low DC resistance to reduce the I^2R losses, and must be able to handle the peak inductor current without saturating. To minimize radiated noise, use a shielded inductor.

C_{IN} and C_{OUT} Selection

Input and output capacitance is necessary to suppress voltage ripple caused by discontinuous current moving in and out the regulator. A parallel combination of capacitors is typically used to achieve high capacitance and low equivalent series resistance (ESR). Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Capacitors with low ESR and high ripple current ratings, such as OS-CON and POSCAP are also available.

Ceramic capacitors should be placed near the regulator input and output to suppress high frequency switching spikes. Ceramic capacitors, of at least 1 μ F, should also be placed from V_{IN} to GND and V_{OUT} to GND as close to the LT8350 pins as possible. Due to their excellent low ESR characteristics, ceramic capacitors can significantly reduce input ripple voltage and help reduce power loss in the higher ESR bulk capacitors. X5R or X7R dielectrics are preferred, as these materials retain their capacitance over wide voltage and temperature ranges. Many ceramic capacitors, particularly 0805 or 0603 case sizes, have greatly reduced capacitance at the desired operating voltage.

Input Capacitance C_{IN}

Discontinuous input current is highest in the buck region due to the switch A toggling on and off. Make sure that the C_{IN} capacitor network has low enough ESR and is sized to handle the maximum RMS current. In buck region, the input RMS current is given by:

$$I_{RMS} \approx I_{OUT(MAX)} \cdot \frac{V_{OUT}}{V_{IN}} \cdot \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

The formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT(MAX)}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief.

Output Capacitance C_{OUT}

Discontinuous current shifts from the input to the output in the boost region. Make sure that the C_{OUT} capacitor network is capable of reducing the output voltage ripple. The effects of ESR and the bulk capacitance must be considered when choosing the right capacitor for a given output ripple voltage. The maximum steady state ripple due to charging and discharging the bulk capacitance is given by:

$$\Delta V_{CAP(BOOST)} = \frac{I_{OUT} \cdot (V_{OUT} - V_{IN(MIN)})}{C_{OUT} \cdot V_{OUT} \cdot f_{SW}}$$

$$\Delta V_{CAP(BUCK)} = \frac{V_{OUT} \cdot (1 - \frac{V_{OUT}}{V_{IN(MIN)}})}{8 \cdot L \cdot f_{SW}^2 \cdot C_{OUT}}$$

The maximum steady ripple due to the voltage drop across the ESR is given by:

$$\Delta V_{ERS(BOOST)} = \frac{V_{OUT} \cdot I_{OUT(MAX)}}{V_{IN(MIN)}} \cdot ESR$$

$$\Delta V_{ERS(BUCK)} = \frac{V_{OUT} \cdot (1 - \frac{V_{OUT}}{V_{IN(MIN)}})}{L \cdot f_{SW}} \cdot ESR$$

APPLICATIONS INFORMATION

Programming V_{IN} UVLO

A resistor divider from V_{IN} to the EN/UVLO pin implements V_{IN} undervoltage lockout (UVLO). The EN/UVLO enable falling threshold is set at 1.220V with 15mV hysteresis. In addition, the EN/UVLO pin sinks 2.5 μ A when the voltage on the pin is below 1.220V. This current provides user programmable hysteresis based on the value of R1. The programmable UVLO thresholds are:

$$V_{IN(UVLO+)} = 1.235V \cdot \frac{R1 + R2}{R2} + 2.5\mu A \cdot R1$$

$$V_{IN(UVLO-)} = 1.220V \cdot \frac{R1 + R2}{R2}$$

Figure 12 shows the implementation of external shutdown control while still using the UVLO function. The NMOS grounds the EN/UVLO pin when turned on, and puts the LT8350 in shutdown with quiescent current less than 2 μ A (typical).




Figure 12. V_{IN} Undervoltage Lockout (UVLO)

Programming Input or Output Current Limit

The input or output current limit is programmed by placing an appropriate value current sense resistor, R_{IS} , in the input or output power path. The voltage drop across R_{IS} is (Kelvin) sensed by the ISP and ISN pins. The CTRL pin should be tied to a voltage higher than 1.35V to get the full-scale 100mV (typical) threshold across the sense resistor. The CTRL pin can be used to reduce the input or output current to zero, although relative accuracy decreases with the decreasing sense threshold. When the CTRL pin voltage, V_{CTRL} , is less than 1.15V, the current limit is:

$$I_{IS(MAX)} = \frac{V_{CTRL} - 0.25V}{10 \cdot R_{IS}}$$

When V_{CTRL} is higher than 1.35V, the current threshold is regulated to:

$$I_{IS(MAX)} = \frac{100mV}{R_{IS}}$$

The CTRL pin should not be left open (tie to V_{REF} if not used). The CTRL pin can also be used in conjunction with a thermistor to provide overtemperature protection for the output load, or with a resistor divider to V_{IN} to reduce output power and switching current when V_{IN} is low.

The presence of a time varying differential voltage ripple signal across ISP and ISN at the switching frequency is expected. The amplitude of this signal is increased by higher load current, lower switching frequency, or smaller value output filter capacitor. Some level of ripple signal is acceptable, and the compensation capacitor on the V_C pin filters the signal so the average difference between ISP and ISN is regulated to the user-programmed value. The ripple voltage amplitude (peak-to-peak) in excess of 20mV should not cause mis-operation, but may lead to noticeable offset between the average value and the user-programmed value.

ISMON Current Monitor

The ISMON pin provides a buffered monitor output of the current flowing through the ISP/ISN current sense resistor, R_{IS} . The ISMON voltage is calculated as:

$$V_{ISMON} = 10 \cdot V_{(ISP - ISN)} + 250mV$$

Since the ISMON pin has the same 0.25V offset as the CTRL pin, the primary LT8350 ISMON pin can be directly tied to the secondary LT8350 pin for equal current sharing in parallel applications.

LOAD Switch Control

The LOADEN and LOADTG pins provide high side PMOS load switch control. The LOADEN pin accepts a logic level ON/OFF signal and then drives the LOADTG pin to turn on or off the high side PMOS load switch, thereby connecting or disconnecting the LT8350 power output from the system output. When the LOADEN pin is force low, the LT8350 turns off power switches, disconnects the V_C pin

APPLICATIONS INFORMATION

from all internal loads, and turn off LOADTG. The LOADEN pin should not be open (tie to INTV_{CC} or V_{REF} if not used).

High Side PMOS Load Switch Selection

A high side PMOS load switch is recommended in some LT8350 applications requiring load switch control. The high side PMOS load switch is typically selected for drain-source voltage V_{DS}, gate-source threshold voltage V_{GS(TH)}, and continuous drain current I_D. For proper operations, V_{DS} rating should exceed the maximum output voltage set by the FB pin, the absolute value of V_{GS(TH)} should be less than 3V, and I_D rating should be above I_{OUT(MAX)}.

Programming Output Voltage and Thresholds

The LT8350 has a voltage feedback pin FB that can be used to program a constant-voltage output. The output voltage can be set by selecting the values of R3 and R4 (Figure 13) according to the following equation:

$$V_{OUT} = 1V \cdot \frac{R3 + R4}{R4}$$




Figure 13. Feedback Resistor Connection

In addition, the FB pin also sets output overvoltage threshold, output power good thresholds, and output short threshold. For an application with small output capacitors, the output voltage may exhibit considerable overshoots during load transient event. Once the FB pin hits its overvoltage threshold 1.1V, the LT8350 stops switching by turning off all four power switches, and also turns off LOADTG to disconnect the output load for protection. The output overvoltage threshold can be set as:

$$V_{OUT(OVP)} = 1.1V \cdot \frac{R3 + R4}{R4}$$

To provide the output short-circuit detection and protection, the output short threshold can be set as:

$$V_{OUT(SHORT)} = 0.25V \cdot \frac{R3 + R4}{R4}$$

Power Good (PGOOD) Pin

The LT8350 provides an open-drain status pin, PGOOD, which is pulled low when V_{FB} is within ±10% of the 1V regulation voltage. The PGOOD pin is allowed to be pulled up by an external resistor to INTV_{CC} or an external voltage source of up to 5V.

Soft-Start and Fault Protection

As shown in Figure 8 and explained in the Operation section, the SS pin can be used to program soft-start by connecting an external capacitor from the SS pin to ground. The internal 12.5μA pull-up current charges up the capacitor, creating a voltage ramp on the SS pin. As the SS pin voltage rises linearly from 0.25V to 1V (and beyond), the output voltage rises smoothly and transitions into its final voltage regulation. The soft-start time can be calculated as:

$$t_{ss} = 1V \cdot \frac{C_{ss}}{12.5\mu A}$$

Make sure the C_{SS} is at least five to ten times larger than the compensation capacitor on the V_C pin for a well-controlled output voltage soft-start. A 22nF ceramic capacitor is a good starting point.

The SS pin is also used as a fault timer. Once a short-circuit fault is detected, a 1.25μA pull-down current source is activated. Using a single resistor from the SS pin to the V_{REF} pin, the LT8350 can be set to three different fault protection modes: hiccup (no resistor), latch-off (499kΩ), and keep-running (100kΩ).

With a 100kΩ resistor in keep-running mode, the LT8350 continues switching normally and regulates the current into ground. With a 499kΩ resistor in latch-off mode, the LT8350 stops switching until the EN/UVLO pin is pulled low and high to restart. With no resistor in hiccup mode,

APPLICATIONS INFORMATION

the LT8350 enters low duty cycle auto-retry operation. The $1.25\mu\text{A}$ pull-down current discharges the SS pin to 0.2V and then $12.5\mu\text{A}$ pull-up current charges the SS pin up. If the short-circuit condition has not been removed when the SS pin reaches 1.75V, the $1.25\mu\text{A}$ pull-down current turns on again, initiating a new hiccup cycle. This will continue until the fault is removed. Once the output short-circuit condition is removed, the output will have a smooth short-circuit recovery due to soft-start.

Loop Compensation

The LT8350 uses an internal transconductance error amplifier, the output of which, V_C , compensates the control loop. The external inductor, output capacitor, and the compensation resistor and capacitor determine the loop stability.

The inductor and output capacitor are chosen based on performance, size and cost. The compensation resistor and capacitor on the V_C pin are set to optimize control loop response and stability. For a typical application, a 2.2nF compensation capacitor on the V_C pin is adequate, and a series resistor should always be used to increase the slew rate on the V_C pin to maintain tighter output voltage regulation during fast transients on the input supply of the converter.

Efficiency Considerations

The power efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Although all dissipative elements in circuits produce losses, four main sources account for most of the losses in LT8350 circuit:

1. DC I^2R losses. These arise from the resistances of the MOSFETs, sensing resistor, inductor and PC board traces and cause the efficiency to drop at high output currents.
2. Transition loss. This loss arises from the brief amount of time switch A or switch C spends in the saturated region during switch node transitions. It depends upon the input voltage, load current, driver strength and MOSFET capacitance, among other factors.
3. INTV_{CC} current. This is the sum of the MOSFET driver and control currents.
4. C_{IN} and C_{OUT} loss. The input capacitor has the difficult job of filtering the large RMS input current to the regulator in buck region. The output capacitor has the difficult job of filtering the large RMS output current in boost region. Both C_{IN} and C_{OUT} are required to have low ESR to minimize the AC I^2R loss and sufficient capacitance to prevent the RMS current from causing additional upstream losses in fuses or batteries.

TYPICAL APPLICATIONS






Figure 14. 96% Efficient 30W (12V 2.5A), 350kHz Buck-Boost Voltage Regulator

PACKAGE DESCRIPTION

LQFN Package
32(28)-Lead (6mm × 4mm × 0.94mm)
(Reference LTC DWG # 05-08-1676 Rev 0)



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. ALL DIMENSIONS ARE IN MILLIMETERS
 3. PRIMARY DATUM - Z - IS SEATING PLANE
 4. METAL FEATURES UNDER THE SOLDER MASK OPENING NOT SHOWN SO AS NOT TO OBSCURE THESE TERMINALS AND HEAT FEATURES
 5. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN 1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
 6. THE EXPOSED HEAT FEATURE IS SEGMENTED AND ARRANGED IN A MATRIX FORMAT. IT MAY HAVE OPTIONAL CORNER RADIi ON EACH SEGMENT
 7. CORNER SUPPORT PAD CHAMFER IS OPTIONAL

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	09/24	Updated Waveform Label for the Buck-Boost Region	5
		Updated Package Description Diagram	23
B	10/24	Updated Features	1
		Updated Order Information	2

TYPICAL APPLICATION




Figure 15. USB-PD Source – 27W 5V, 9V/3A Fixed PDO Mode

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT8390/LT8390A	60V 4-Switch Synchronous Buck-Boost Controller with Spread Spectrum	V_{IN} : 4V to 60V, $V_{OUT(MAX)}$: 60V, $\pm 1.5\%$ Voltage Accuracy, $\pm 3\%$ Current Accuracy, 4mm \times 5mm QFN and TSSOP-28 Packages.
LT3942	36V, 2A Synchronous Buck-Boost Converter	V_{IN} : 3V to 36V, $V_{OUT(MAX)}$: 36V, $\pm 3\%$ Current Accuracy, 4mm \times 5mm QFN Package.
LTC3115-1/LTC3115-2	40V, 2A Synchronous Buck-Boost DC/DC Converter	V_{IN} : 2.7V to 40V, V_{OUT} : 2.7V to 40V, DFN and TSSOP-20 Packages.
LTC3114-1	40V, 1A(I_{OUT}) Synchronous Buck-Boost DC/DC Converter	V_{IN} : 2.2V to 40V, V_{OUT} : 2.7V to 40V, $I_Q = 30\mu A$, $I_{SD} < 3\mu A$, DFN and TSSOP Packages.
LT3120	26V, 9A Low- I_Q CC/CV Synchronous Buck-Boost Converter	V_{IN} : 2.5V to 26V, V_{OUT} : 0.8V to 24V, $I_Q = 35\mu A$, 4mm \times 5mm LQFN Package.