### 150V Dual High-Side MOSFET Gate Driver

### FEATURES

- Unique Symmetric Floating Gate Driver Architecture
- High Noise Immunity, Tolerates ±10V Ground Difference
- 140V Maximum Input Voltage Independent of IC Supply Voltage V<sub>CC</sub>
- 5V to 14V V<sub>CC</sub> Operating Voltage
- 4V to 14V Gate Driver Voltage
- 0.8Ω Pull-Down, 1.5Ω Pull-Up for Fast Turn-On/Off
- TTL/CMOS Compatible Input
- V<sub>CC</sub> UVLO/OVLO and Floating Supplies UVLO
- Drives Dual N-Channel MOSFETs
- Open-Drain Fault Indicator (V<sub>CC</sub> UVLO/OVLO, Gate Driver UVLO and Thermal Shutdown)
- Available in Thermally Enhanced 12-Lead MSOP
- AEC-Q100 Qualified for Automotive Applications

### **APPLICATIONS**

- Automotive and Industrial Power Systems
- Telecommunication Power Systems

All registered trademarks and trademarks are the property of their respective owners.

### DESCRIPTION

The LTC<sup>®</sup>7067 drives two high-side N-Channel MOSFETs with supply voltages up to 140V. Both drivers can operate with a different ground reference, providing excellent noise and transient immunity. The two drivers are symmetric and independent of each other, allowing complementary or non-complementary switching.

Its powerful  $0.8\Omega$  pull-down and  $1.5\Omega$  pull-up MOSFET drivers allows the use of large gate capacitance high voltage MOSFETs. Additional features include UVLO, TTL/CMOS compatible inputs and fault indicator.

See chart below for a similar driver in this product family.

PARAMETER	LTC7060	LTC7061	LTC7062	LTC7067
Input Signal	3-State PWM	CMOS/ TTL Logic	CMOS/ TTL Logic	CMOS/ TTL Logic
Shoot-Through Protection	Yes	Yes	No	No
Absolute Max Voltage	115V	115V	115V	150V
V <sub>CC</sub> Falling UVLO	5.3V	4.3V	4.3V	4.3V

### TYPICAL APPLICATION



## **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

V <sub>CC</sub> Supply Voltage G1 Gate Driver Voltage (G1V <sub>CC</sub> ) G2 Gate Driver Voltage (G2V <sub>CC</sub> )	0.3V to 150V 0.3V to 150V
G1RTN, G2RTN	
(G1V <sub>CC</sub> – G1RTN) (G2V <sub>CC</sub> – G2RTN)	
FLT	
G1IN, G2IN	
Output G1 (with Respect to G1RTN)	
Output G2 (with Respect to G2RTN) Operating Junction Temperature	–0.3V to 15V
Range (Notes 2, 3)	
Storage Temperature Range	–65°C to 150°C

### PIN CONFIGURATION



Note: All voltage are referred to SGND unless otherwise noted.

### ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE		
LTC7067RMSE#PBF	LTC7067RMSE#TRPBF	LTC7067	12-Lead Plastic MSOP	-40°C to 150°C		
AUTOMOTIVE PRODUCTS**						
LTC7067RMSE#WPBF	LTC7067RMSE#WTRPBF	LTC7067	12-Lead Plastic MSOP	-40°C to 150°C		

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

\*\*Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>CC</sub> = V<sub>G1VCC</sub> = V<sub>G2VCC</sub> =10V, V<sub>G1RTN</sub> = V<sub>G2RTN</sub> = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Supply an	nd V <sub>CC</sub> Supply	· ·				
V <sub>IN</sub>	Input Supply Operating Range				140	V
V <sub>CC</sub>	IC Supply Operating Range		5		14	V
IVCC	V <sub>CC</sub> Supply Current	$V_{G1IN} = V_{G2IN} = 0V$		0.3		mA
V <sub>UVLO_VCC</sub>	V <sub>CC</sub> Undervoltage Lockout Threshold	V <sub>CC</sub> Falling		4.3		V
		Hysteresis		0.2		V
V <sub>OVLO_VCC</sub>	V <sub>CC</sub> OVLO Threshold	V <sub>CC</sub> Rising		14.6		V
		Hysteresis		0.8		V
G1 Gate Driver	Supply (G1V <sub>CC</sub> – G1RTN)					
V <sub>G1VCC-G1RTN</sub>	G1 Driver Supply Voltage Range (With Respect to G1RTN)		4		14	V
IGIVCC	Total G1VCC Current (Note 4)	G1 = L		8.9		μA
		G1 = H		146		μA
V <sub>UVLO_G1VCC</sub>	Undervoltage Lockout Threshold	G1V <sub>CC</sub> Falling, Respect to G1RTN		3.4		V
		Hysteresis		0.3		<u>ا</u>
G2 Gate Driver	Supply (G2V <sub>CC</sub> – G2RTN)	·				
V <sub>G2VCC-G2RTN</sub>	G2 Driver Supply Voltage Range (With Respect to G2RTN)		4		14	V
I <sub>G2VCC</sub>	Total G2V <sub>CC</sub> Current (Note 4)	G2 = L		8.9		μA
		G2 = H		146		μA
V <sub>VUVL0_G2VCC</sub>	Undervoltage Lockout Threshold	G2V <sub>CC</sub> Falling, Respect to G2RTN		3.4		\ \
		Hysteresis		0.3		V
Input Signal (G	1IN, G2IN)					
V <sub>IH(G1IN)</sub>	G1 Turn-On Input Threshold	G1IN Rising			1.75	V
V <sub>IL(G1IN)</sub>	G1 Turn-Off Input Threshold	G1IN Falling	0.5			V
VIH(G2IN)	G2 Turn-On Input Threshold	G2IN Rising			1.75	V
V <sub>IL(G2IN)</sub>	G2 Turn-Off Input Threshold	G2IN Falling	0.5			V
R <sub>DOWN_G1IN</sub>	G1IN Internal Pull-Down Resistor			1000		kΩ
R <sub>DOWN_G2IN</sub>	G2IN Internal Pull-Down Resistor			1000		kΩ
FAULT (FLT)						
R <sub>FLTb</sub>	FLT Pin Pull-Down Resistor			60		Ω
t <sub>FLTb</sub>	FLT Pin Delay	Low to High		100		μs
Gate Driver Out	· · · ·					
V <sub>OH(G1)</sub>	G1 High Output Voltage	$I_{G1} = -100 \text{mA}, V_{OH(G1)} = V_{G1VCC} - V_{G1}$		150		mV
V <sub>OL(G1)</sub>	G1 Low Output Voltage	$I_{G1} = 100 \text{mA}, V_{OL(G1)} = V_{G1} - V_{G1RTN}$		80		mV
R <sub>G1_UP</sub>	G1 Pull-Up Resistance	V <sub>G1VCC-G1RTN</sub> =10V		1.5		Ω
R <sub>G1_DOWN</sub>	G1 Pull-Down Resistance	V <sub>G1VCC-G1RTN</sub> =10V		0.8		Ω

Rev. 0

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2). V<sub>CC</sub> = V<sub>G1VCC</sub> = V<sub>G2VCC</sub> =10V, V<sub>G1RTN</sub> = V<sub>G2RTN</sub> = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Gate Driver O	utput (G2)		I			
V <sub>OH(G2)</sub>	G2 High Output Voltage	$I_{G2} = -100 \text{mA}, V_{OH(G2)} = V_{G2Vcc} - V_{G2}$		150		mV
V <sub>OL(G2)</sub>	G2 Low Output Voltage	$I_{G2} = 100 \text{mA}, V_{OL(G2)} = V_{G2} - V_{G2RTN}$		80		mV
R <sub>G2_UP</sub>	G2 Pull-Up Resistance	V <sub>G2VCC-G2RTN</sub> =10V		1.5		Ω
R <sub>G2_DOWN</sub>	G2 Pull-Down Resistance	V <sub>G2VCC-G2RTN</sub> =10V		0.8		Ω
Switching Tim	e	· · · · · · · · · · · · · · · · · · ·				
t <sub>PDLH(G1)</sub>	G1IN High to G1 High Propagation Delay			20		ns
t <sub>PDHL(G1)</sub>	G1IN Low to G1 Low Propagation Delay			20		ns
t <sub>PDLH(G2)</sub>	G2IN High to G2 High Propagation Delay			21		ns
t <sub>PDHL(G2)</sub>	G2IN Low to G2 Low Propagation Delay			21		ns
tr <sub>(G2)</sub>	G2 Output Rise Time	10% – 90%, C <sub>LOAD</sub> = 3nF		18		ns
tf <sub>(G2)</sub>	G2 Output Fall Time	10% – 90%, C <sub>LOAD</sub> = 3nF		14		ns
tr <sub>(G1)</sub>	G1 Output Rise Time	10% – 90%, C <sub>LOAD</sub> = 3nF		18		ns
tf <sub>(G1)</sub>	G1 Output Fall Time	10% – 90%, C <sub>LOAD</sub> = 3nF		14		ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC7067R is specified over -40°C to 150°C operating junction temperature range. High junction temperature degrades operation lifetimes: operating lifetime is derated for junction temperatures greater than 125°C. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environment factors.

Note 3:  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation PD according to the following formula.

$$T_{J} = T_{A} + (P_{D} \bullet 40 \ ^{\circ}C/W)$$

Note 4: The total current includes both the current from  $G1V_{CC}/G2V_{CC}$  to G1RTN/G2RTN and the current to SGND. Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.

Note 5: Rise and fall times are measured using 10% and 90% levels.

# **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , unless otherwise noted.



### TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , unless otherwise noted.



8 9 10 11 12 13 14 VG1VCC-G1RTN, VG2VCC-G2RTN (V) G1/G2 Pull-Up and Pull-**Down Resistance vs Floating Supply Voltage** R<sub>UP(G1)</sub> R<sub>DOWN(G1)</sub> \_ R<sub>UP(G2)</sub> R<sub>DOWN(G2)</sub> 8 10 12 14

t<sub>r(G1)</sub>

--- t<sub>r(G2)</sub>

•••• t<sub>f(G2)</sub>

7067 G12

### PIN FUNCTIONS

 $V_{CC}$ :  $V_{CC}$  Supply. IC bias supply referred to the SGND pin. An internal 4.5V supply is generated from the  $V_{CC}$  supply to bias all the internal circuitry. A bypass capacitor with a minimum value of 0.1  $\mu$ F should be tied between this pin and the SGND pin.

**G2V<sub>CC</sub>:** G2 MOSFET Driver Supply. The G2 MOSFET gate driver is biased between this pin and G2RTN pin. An external capacitor should be tied between this pin and G2RTN and placed close to the IC.

**G2RTN:** G2 MOSFET Driver Return. The G2 gate driver is biased between  $G2V_{CC}$  and G2RTN. Kelvin connect G2RTN to the G2 MOSFET source pin for high noise immunity. The voltage difference between the G2RTN pin and the SGND can be –10V to 150V.

**G2:** G2 MOSFET Gate Driver Output. This pin drives the gate of the N-channel MOSFET between G2RTN and  $G2V_{CC}$ .

**G1V<sub>CC</sub>:** G1 MOSFET Driver Supply. The G1 MOSFET gate driver is biased between this pin and the G1RTN pin. An external capacitor should be tied between this pin and the G1RTN pin and placed close to the IC.

**G1RTN:** G1 MOSFET Driver Return. The G1 gate driver is biased between  $G1V_{CC}$  and G1RTN. Kelvin connect G1RTN to the G1 MOSFET source pin for high noise immunity. The voltage difference between the G1RTN pin and SGND can be –10V to 150V.

**G1:** G1 MOSFET Gate Driver Output. This pin drives the gate of the N-channel MOSFET between G1RTN and  $G1V_{CC}$ .

**G1IN:** Logic input for G1-side driver. If G1IN is unbiased or floating, G1 is held low.

**G2IN:** Logic input for G2-side driver. If G2IN is unbiased or floating, G2 is held low.

**FLT**: Open Drain Fault Output pin referred to the SGND pin. Open-drain output that pulls to SGND during  $V_{CC}$  UVLO/ OVLO and floating supplies UVLO condition. The typical pull-down resistor is  $60\Omega$ .

**SGND:** Chip Ground. The exposed pad must be soldered to the PCB ground for electrical contact and for rated thermal performance.

### **BLOCK DIAGRAM**



# TIMING DIAGRAM



# LTC7067

# OPERATION

#### Overview

The LTC7067 has two ground-referenced, low voltage digital signal inputs to drive two N-channel high-side power MOSFETs. The output G2 is driven high or low, swinging between G2V<sub>CC</sub> and G2RTN, depending on the G2IN pin. Similarly, the output G1 is swinging between G1V<sub>CC</sub> and G1RTN. Each channel is controlled by its input pins (G1IN and G2IN), allowing independent flexibility to control on and off state of the output.

Both the G1 and G2 drivers are high-side gate drivers. LTC7067 features robust drive with excellent noise and transient immunity, including large negative ground difference tolerance (-10V) on switch node (G1RTN, G2RTN). The two drivers are symmetric and independent of each other, allowing G1 and G2 complementary or non-complementary switching.

#### V<sub>CC</sub> Supply

 $V_{CC}$  is the power supply for the LTC7067's internal circuitry. An internal 4.5V supply is generated from the  $V_{CC}$  supply to bias all the internal circuits referred to SGND. The  $V_{CC}$  pin may be tied to the G2V\_{CC} pin if SGND and G2RTN are at the same potential.  $V_{CC}$  is independent of  $V_{IN}$ .

#### Input Stage (G1IN, G2IN)

The LTC7067 employs two logic inputs with fixed transition thresholds. When the voltage on G1IN is greater than the threshold V<sub>IH(G1IN)</sub>, G1 is pulled up to G1V<sub>CC</sub>, turning the external MOSFET on. This MOSFET will stay on until G1IN falls below V<sub>IL(G1IN)</sub>. Similarly, when G2IN is greater than V<sub>IH(G2IN)</sub>, G2 is pulled up to G2V<sub>CC</sub>, turning the external MOSFET on. G2 will stay high until G2IN falls below the threshold V<sub>IL(G2IN)</sub>.

The hysteresis between the corresponding  $V_{IH}$  and  $V_{IL}$  voltage levels eliminates false triggering due to the noise during switch transitions. However, care should be taken to keep noise from coupling into the input pins (G1IN, G2IN), particularly in high frequency, high voltage applications.

When G1IN/G2IN pin is floating, there is an internal 1000k pull-down resistor from the G1IN/G2IN pin to SGND, keeping the G1/G2 default state low if the input is not driven.

Both G1IN and G2IN pin can be used by the controller IC to perform the Discontinuous Conduction Mode (DCM) in switching regulator applications.

#### **Output Stage**

A simplified version of the LTC7067's output stage is shown in Figure 1. Both G1 and G2 designs are symmetrical and have floating gate-driver outputs. The pull-up device is a P-channel MOSFET with a typical  $1.5\Omega$  R<sub>DS(ON)</sub> and the pull-down device is a N-channel MOSFET with a typical  $0.8\Omega$  R<sub>DS(ON)</sub>. The wide driver supply voltage ranging from 4V to 14V enables driving different power MOSFETs, such as logic level or high threshold MOSFETs. However, LTC7067 is optimized for high threshold MOSFETs (e.g., G1V<sub>CC</sub> – G1RTN = 10V and G2V<sub>CC</sub> – G2RTN = 10V). The driver output pull-up and pull-down resistance may increase with lower driver supply voltage.



Figure 1. Simplified Output Stage

# OPERATION

Since the power MOSFETs generally account for the majority of the power loss in a converter, it is important to turn them on and off quickly, thereby minimizing the transition time and power loss. The LTC7067's typical  $1.5\Omega$  pull-up resistance and  $0.8\Omega$  pull-down resistance are equivalent to 3A peak pull-up current and 6A peak pull down current at a 10V driver supply. Both G2 and G1 can produce a rapid turn-on transition for the MOSFETs with capability of driving a 3nF load with 18ns rise time.

#### **Protection Circuitry**

When using the LTC7067, care must be taken not to exceed any of the Absolute Maximum Ratings. As an added safeguard, the LTC7067 incorporates an overtemperature shutdown feature. If the junction temperature reaches approximately 180°C, the LTC7067 will enter thermal shutdown mode and G2 will be pulled to G2RTN; G1 will be pulled to G1RTN. Normal operation will resume when the junction temperature cools to be less than 165°C. The overtemperature level is not production tested. The LTC7067 is guaranteed to operate at temperatures below 150°C.

The LTC7067 contains both undervoltage and overvoltage lockout detectors that monitor the V<sub>CC</sub> supply. When V<sub>CC</sub> falls below 4.3V or rises above 14.6V, the output pins G2 and G1 are pulled to G2RTN and G1RTN, respectively. This turns off both the external MOSFETs. When V<sub>CC</sub> has adequate supply voltage but less than the overvoltage threshold, normal operation will resume.

Additional undervoltage lockout circuitry is included in each floating driver supply. The G2 will be pulled down to G2RTN when the floating voltage from  $G2V_{CC}$  to G2RTN falls below 3.3V. Similarly, the G1 will be pulled down to G1RTN when the floating voltage from  $G1V_{CC}$  to G1RTN is less than 3.3V.

The normal operation and undervoltage/overvoltage logic table is shown in Table 1.

G1IN	G2IN	V <sub>CC</sub> UVLO or OVLO	(G1V <sub>CC</sub> – G1RTN) UVLO	(G2V <sub>CC</sub> – G2RTN) UVLO	THERMAL Shutdown	G1	G2	FLTB
Х	Х	Х	Х	Х	Yes	L	L	L
Х	Х	Yes	Х	Х	No	L	L	L
Х	Н	No	Yes	N	No	L	Н	L
Н	Х	No	No	Yes	No	Н	L	L
L	Н	No	No	No	No	L	Н	Н
Н	L	No	No	No	No	Н	L	Н
Н	Н	No	No	No	No	Н	Н	Н
L	L	No	No	No	No	L	L	Н

Note: "X" means "Don't Care", "H" means "High", and "L" means "Low".

### FAULT FLAG

 $\overline{FLT}$  pin is connected to the open-drain of an internal N-channel MOSFET. It needs a pull-up resistor (e.g. 51k) tied to a supply such as  $V_{CC}$  or any other bias voltage up to 15V. The  $\overline{FLT}$  pin is pulled low to SGND immediately if any of these conditions are met:

- a. The  $V_{\text{CC}}$  is below its UVLO threshold or above its OVLO threshold.
- b.  $(G2V_{CC} G2RTN)$  is below its UVLO threshold.
- c.  $(G1V_{CC} G1RTN)$  is below its UVLO threshold.
- d. The junction temperature reaches approximately 180°C.

When all the faults are cleared,  $\overline{FLT}$  pin is pulled up by the external resistor after a built-in 100µs delay.

# **APPLICATIONS INFORMATION**

#### Bootstrapped Supply ( $G2V_{CC} - G2RTN$ , $G1V_{CC} - G1RTN$ )

Either or both of the G2V<sub>CC</sub> – G2RTN and G1V<sub>CC</sub> – G1RTN supplies can be bootstrapped supplies. An external boost capacitor, C<sub>B</sub>, connected between G2V<sub>CC</sub> and G2RTN, or between G1V<sub>CC</sub> and G1RTN, supplies the gate driver voltage for its respective MOSFET driver. When the external MOSFET is turned on, the driver places the C<sub>B</sub> voltage across the gate-source of the MOSFET. This enhances the MOSFET and turns it on.

The charge to turn on the external MOSFET is referred to gate charge,  $Q_G$ , and is typically specified in the external MOSFET data sheet. The boost capacitor,  $C_B$ , needs to have at least 10 times the gate charge to turn on the external MOSFET fully. Gate charge can range from 5nC to hundreds of nC and is influenced by the gate drive level and type of external MOSFET used. For most applications, a capacitor value of  $0.1\mu$ F for  $C_B$  will be sufficient. However, if multiple MOSFETs are paralleled and drove by the LTC7067,  $C_B$  needs to be increased correspondingly and the following relationship for the  $C_B$  should be maintained:

 $C_B > \frac{10 \bullet External MOSFET Q_G}{1V}$ 

An external supply, typically  $V_{CC}$  connected through a Schottky diode, is required to keep the  $C_B$  charged. The LTC7067 does not charge the  $C_B$  and always discharges the  $C_B$ . When the G2/G1 is high, the total current from G2V<sub>CC</sub>/G1V<sub>CC</sub> to G2RTN/G1RTN and SGND is typically 146µA; when the G2/G1 is low, the total current from G2V<sub>CC</sub>/G1V<sub>CC</sub> is typically 9µA.

### **POWER DISSIPATION**

To ensure proper operation and long-term reliability, the LTC7067 must not operate beyond its maximum temperature rating. Package junction temperature can be calculated by:

 $\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{A} + (\mathsf{P}_\mathsf{D})(\theta_\mathsf{J}_\mathsf{A})$ 

where:

T<sub>J</sub> = junction temperature

T<sub>A</sub> = ambient temperature

 $P_D$  = power dissipation

 $\theta_{JA}$  = junction-to-ambient thermal resistance

Power dissipation consists of standby, switching and capacitive load power losses:

$$P_{D} = P_{DC} + P_{AC} + P_{QG}$$

where:

P<sub>DC</sub> = quiescent power loss

 $P_{AC}$  = internal switching loss at input frequency  $f_{IN}$ 

 $\label{eq:PQG} \begin{array}{l} \mathsf{P}_{QG} = \mathsf{loss} \; \mathsf{due} \; \mathsf{to} \; \mathsf{turning} \; \mathsf{on} \; \mathsf{and} \; \mathsf{off} \; \mathsf{external} \; \mathsf{MOSFET} \\ \\ \text{with} \; \mathsf{gate} \; \mathsf{charge} \; \mathsf{Q}_{G} \; \mathsf{at} \; \mathsf{frequency} \; \mathsf{f}_{\mathsf{IN}} \end{array}$ 

The LTC7067 consumes very little quiescent current. The DC power loss at  $V_{CC} = 10V$  is only (10V)(0.3mA) = 3mW.

At a particular switching frequency, the internal power loss increases due to both AC currents required to charge and discharge internal nodal capacitances and cross-conduction currents in the internal logic gates. The sum of the quiescent current and internal switching current with no load are shown in the Typical Performance Characteristics plot of Switching Supply Current vs Load Capacitance.

The gate charge losses are primarily due to the large AC currents required to charge and discharge the capacitance of the external MOSFETs during switching. For identical pure capacitive loads  $C_{LOAD}$  on BG and TG at switching frequency  $f_{IN}$ , the load losses would be:

In a typical synchronous buck configuration, the V<sub>CC</sub> is connected to the power for the bottom MOSFET driver, G2V<sub>CC</sub>. V<sub>G1VCC-G1RTN</sub> is equal to V<sub>CC</sub> – V<sub>D</sub>, where V<sub>D</sub> is the forward voltage drop of the external Schottky diode between V<sub>CC</sub> and G1V<sub>CC</sub>. If this drop is small relative V<sub>CC</sub>, the load losses can be approximated as:

$$P_{CLOAD}\approx 2(C_{LOAD})(f_{IN})(V_{CC})^2$$

Rev. O

# **APPLICATIONS INFORMATION**

Unlike a pure capacitive load, a power MOSFET's gate capacitance seen by the driver output varies with its  $V_{GS}$  voltage level during switching. A MOSFET's capacitive load power dissipation can be calculated using its gate charge,  $Q_G$ . The  $Q_G$  value corresponding to the MOSFET's  $V_{GS}$  value ( $V_{CC}$  in this case) can be readily obtained from the manufacturer's  $Q_G$  vs  $V_{GS}$  curves. For identical MOSFETs on G2 and G1:

 $P_{QG}\approx 2(Q_G)(f_{IN})(V_{CC})$ 

### **BYPASSING AND GROUNDING**

The LTC7067 requires proper bypassing on the V<sub>CC</sub>, V<sub>G1VCC-G1RTN</sub> and V<sub>G2VCC-G2RTN</sub> supplies due to its high speed Switching (nanoseconds) and large AC currents (amperes). Careless component placement and PCB trace routing may cause excessive ringing and under/overshoot.

To obtain the optimum performance form the LTC7067:

- Mount the bypass capacitors as close as possible between the V<sub>CC</sub> and SGND pins, the  $G2V_{CC}$  and G2RTN pins, and the  $G1V_{CC}$  and G1RTN pins. The leads should be shortened as much as possible to reduce lead inductance.

- Use a low inductance, low impedance ground place to reduce any ground drop and stray capacitance. Remember that the LTC7067 switches greater than 5A peak currents and any significant ground drop will degrade signal integrity.
- Plan the power/ground routing carefully. Know where the large load switching current is coming from and going to. Maintain separate ground return paths for the input pin and the output power stage.
- Kelvin connect the G1 pin to the G1 MOSFET gate and G1RTN pin to the G1 MOSFET source. Kelvin connect the G2 pin to the G2 MOSFET gate and G2RTN to the G2 MOSFET source. Keep the copper trace between the driver output pin and load short and wide.
- Be sure to solder the Exposed Pad on the back side of the LTC7067 packages to the board. Failure to make good thermal contact between the exposed back side and the copper board will result in thermal resistances far greater than specified for the packages.

### PACKAGE DESCRIPTION



**MSE Package** 12-Lead Plastic MSOP, Exposed Die Pad

(Reference LTC DWG # 05-08-1666 Rev G)

2. DRAWING NOT TO SCALE

3. DIMENSION DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.

# TYPICAL APPLICATION



#### Dual Outputs Boost Converters

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS			
LTC7060	100V Half-Bridge Driver with Floating Grounds and Programmable Dead-Time	Up to 100V Supply Voltage, $6V \le V_{CC} \le 14V$ , $0.8\Omega$ Pull-Down, $1.5\Omega$ Pull-Up, Symmetric Floating Gate Driver Architecture, Adjustable Dead-Time from 31ns to 76ns			
LTC7061	100V Half-Bridge Gate Driver with Floating Grounds and Adjustable Dead-Time	Up to 100V Supply Voltage, $5V \le V_{CC} \le 14V$ , $0.8\Omega$ Pull-Down, $1.5\Omega$ Pull-Up, Two Inputs, Symmetric Floating Gate Driver Architecture, Adjustable Dead-Time from 31ns to 76ns			
LTC7063	150V Half-Bridge Driver with Floating Grounds and Programmable Dead-Time	Up to 150V Supply Voltage, $6V \le V_{CC} \le 14V$ , $0.8\Omega$ Pull-Down, $1.5\Omega$ Pull-Up, Symmetric Floating Gate Driver Architecture, Adjustable Dead-Time from 31ns to 76ns			
LTC4449	High Speed Synchronous N-Channel MOSFET Driver	Up to 38V Supply Voltage, $4V \leq V_{CC} \leq 6.5V,$ Adaptive Shoot-Through Protection, 2mm $\times$ 3mm DFN-8			
LTC4442/ LTC4442-1	High Speed Synchronous N-Channel MOSFET Driver	Up to 38V Supply Voltage, $6V \leq V_{CC} \leq$ 9.5V, 2.4A Peak Pull-Up/5A Peak Pull-Down			
LTC4444/ LTC4444-5	High Voltage Synchronous N-Channel MOSFET driver with Shoot-Through Protection	Up to 100V Supply Voltage, 4.5V/7.2V $\leq$ V_{CC} $\leq$ 13.5V, 3A Peak Pull-Up/0.55 $\Omega$ Peak Pull-Down			
LTC7851	Quad Output, Multiphase, Step-Down Voltage Mode DC/DC Controller with Accurate Current Sharing	Operates with Power Block, DrMOS or External Drivers and MOSFETs, $3V \le V_{IN} \le 24V$			
LTC3861 Dual, Multiphase, Step-Down Voltage Mode DC/DC Controller with Accurate Current Sharing Operates with Power Block, DrMOS		Operates with Power Block, DrMOS or External Gate Driver and MOSFETs, $3V \le V_{IN} \le 24V$			
LTC3774 Dual, Multiphase, Current Mode Synchronous Step-Down DC/DC Controller for Sub-Milliohm DCR Sensing		Operates with DrMOS, Power Blocks or External Drivers/MOSFETs, $4.5V \le V_{IN} \le 38V, 0.6V \le V_{OUT} \le 3.5V$			

