

## MAX22205

## 65V, 7.6A High Current Single H-Bridge with Integrated Current-Sense

### General Description

The MAX22205 integrates a high current 65V, 7.6A<sub>MAX</sub> H-Bridge to drive one Brushed DC motor or one half Step-per motor. The H-Bridge FETs feature very low impedance, resulting in high driving efficiency and low heat. The typical total  $R_{ON}$  (high-side + low-side) is 0.15Ω. The H-Bridge can be PWM controlled by two logic inputs (DINA, DINB). A third Enable (EN) logic input can be used to configure the outputs to high impedance for coasting the motor.

The MAX22205 features an accurate optional Current Drive Regulation (CDR), which can be used to limit the start up current of a Brushed DC motor or control the phase current for stepper operation. The bridge output current is sensed by a non-dissipative Integrated Current Sensing (ICS) and it is then compared with the desired threshold current. As soon as the bridge current exceeds the threshold ( $I_{TRIP}$ ), the device enforces the decay for a fixed OFF-time ( $t_{OFF}$ ). The non-dissipative ICS eliminates the bulky external power resistors normally required for this function, resulting in a dramatic space and power saving compared with mainstream applications based on the external sense resistor. A current proportional to the internally-sensed motor current is output to the analog pins (ISENA, ISENB) to monitor current. Also, one open-drain output (CDR pin) is asserted every time the internal current regulation is taking control of the driver so that the activity of the internal current loop can be monitored.

The maximum output current per H-Bridge is  $I_{MAX} = 7.6A_{MAX}$  limited by the Overcurrent Protection (OCP). The device delivers up to 4A<sub>RMS</sub> at  $V_M = +24V$  and  $T_A = 25^\circ C$  with proper PCB ground plane for thermal dissipation. The current capability depends on the PCB thermal characteristic (PCB ground planes, heatsinks, ventilation, etc.).

The MAX22205 features Overcurrent Protection (OCP), Thermal Shutdown (TSD), and Undervoltage Lockout (UVLO). An open-drain active low FAULT pin is activated every time a fault condition is detected. During Thermal Shutdown and Undervoltage Lockout, all the channels are disabled until normal operating conditions are restored.

The MAX22205 is packaged into a small TQFN38 5mm x 7mm and TSSOP38 9.7mm x 4.4mm packages.

### Applications

- Brushed DC Motor Driver
- Stepper Motor Driver
- Solenoid Driver
- Latched Valves

### Benefits and Features

- One H-Bridge with +65V Voltage Rating
  - Total  $R_{DS(ON)}$  (High-Side + Low-Side): 150mΩ Typical ( $T_A = 25^\circ C$ )
- Current Ratings per H-Bridge (Typical at 25°C):
  - $I_{MAX} = 7.6A_{MAX}$  (Impulsive Current for Driving Capacitive Loads)
  - $I_{FS} = 6A$  (Max Full Scale Current Setting for Internal Current Drive Regulation)
  - $I_{RMS} = 4A_{RMS}$  ( $T_A = 25^\circ C$ ,  $V_M = +24V$ )
- Integrated Current Control
  - Full-Scale DAC Current Configurable with External Resistance
  - Internal Current Sensing (ICS) Eliminates External Bulky Resistors and Improves Efficiency
  - Current Drive Regulation Monitor Output Pin (CDR Pin)
  - Integrated DAC Sets the Output Current Level among 16 Values
  - Multiple Decay Modes (Slow, Mixed, Fast)
  - Fixed OFF Time Configurable with External Resistance
- Current-Sense Output (Current Monitor)
- Fault Indicator Pin (FAULT)
- Protections
  - Overcurrent Protection for each Individual Channel (OCP)
  - Undervoltage Lockout (UVLO)
  - Thermal Shutdown  $T_J = 155^\circ C$  (TSD)
- Available in TQFN38 5mm x 7mm and TSSOP38 9.7mm x 4.4mm Packages


[Ordering Information](#) appears at end of data sheet.

19-101140; Rev 1; 5/24

© 2024 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2024 Analog Devices, Inc. All rights reserved.

## Simplified Block Diagram



---

**TABLE OF CONTENTS**


---

General Description . . . . .	1
Applications . . . . .	1
Benefits and Features . . . . .	1
Simplified Block Diagram . . . . .	2
Absolute Maximum Ratings . . . . .	6
Package Information . . . . .	6
38-Pin TSSOP (9.7mm x 4.4mm) . . . . .	6
38-Pin TQFN (5mm x 7mm) . . . . .	6
Electrical Characteristics . . . . .	7
Pin Configurations . . . . .	9
TQFN Pin Configuration . . . . .	9
TSSOP Pin Configuration . . . . .	10
Pin Description . . . . .	10
Functional Diagrams . . . . .	12
Detailed Description . . . . .	13
Sleep Mode (SLEEP Pin) . . . . .	13
PWM Control . . . . .	13
Current-Sense Output (CSO)—Current Monitor . . . . .	14
Current Drive Regulation . . . . .	16
Integrated Current-Sense (ICS) . . . . .	16
Setting the Full-Scale Current – Pin REF . . . . .	16
Bridge Current Control . . . . .	16
Setting the Fixed OFF_TIME ( $t_{OFF}$ ) . . . . .	17
CDR Open-Drain Output . . . . .	17
Operating Modes . . . . .	18
Setting the Decay Mode . . . . .	19
Fault Protection . . . . .	20
Overcurrent Protection – (OCP) . . . . .	20
Thermal Shutdown . . . . .	20
Undervoltage-Lockout Protection (UVLO) . . . . .	20
Ordering Information . . . . .	21
Revision History . . . . .	22

LIST OF FIGURES	
Figure 1. ISEN Current . . . . .	15
Figure 2. CDR Monitor Timing Diagram . . . . .	18
Figure 3. Current Flow During ON and Decay Modes. . . . .	19

LIST OF TABLES	
Table 1. MAX22205 Truth Table . . . . .	13
Table 2. H-Bridge ISET Pins Truth Table . . . . .	16
Table 3. Decay Mode Truth Table. . . . .	19

## Absolute Maximum Ratings

$V_M$ to GND .....	-0.3V to +70V	ROFF to GND .....	-0.3V to min (+2.2V, $V_{DD} + 0.3V$ )
$V_{DD}$ to GND .....	-0.3V to min (+2.2V, $V_M + 0.3V$ )	ISEN_ to GND .....	-0.3V to min (+2.2V, $V_{DD} + 0.3V$ )
PGND to GND .....	-0.3V to +0.3V	DIN_ to GND .....	-0.3V to 6V
OUT_ .....	-0.3 to ( $V_M + 0.3V$ )	EN to GND .....	-0.3V to 6V
$V_{CP}$ to GND .....	( $V_M - 0.3V$ ) to min (+74V, $V_M + 6V$ )	DECAY_ to GND .....	-0.3V to 6V
CP <sub>2</sub> to GND .....	( $V_M - 0.3V$ ) to ( $V_{CP} + 0.3V$ )	SLEEP to GND .....	-0.3V to min (+70V, $V_M + 0.3V$ )
CP <sub>1</sub> to GND .....	-0.3V to ( $V_M + 0.3V$ )	Operating Temperature Range .....	-40°C to +125°C
FAULT to GND .....	-0.3V to 6V	Junction Temperature .....	+150°C
CDR to GND .....	-0.3V to 6V	Storage Temperature Range .....	-65°C to +150°C
ISSET_ to GND .....	-0.3V to 6V	Soldering Temperature (reflow) .....	+260°C
REF to GND .....	-0.3V to min (+2.2V, $V_{DD} + 0.3V$ )		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

### 38-Pin TSSOP (9.7mm x 4.4mm)

Package Code	U38E+3C
Outline Number	<a href="#">21-0714</a>
Land Pattern Number	<a href="#">90-0435</a>
<b>Thermal Resistance, Four-Layer Board:</b>	
Junction to Ambient ( $\theta_{JA}$ )	45°C/W
Junction to Case ( $\theta_{JC}$ )	1°C/W

### 38-Pin TQFN (5mm x 7mm)

Package Code	T3857-1C
Outline Number	<a href="#">21-0172</a>
Land Pattern Number	<a href="#">90-0076</a>
<b>Thermal Resistance, Single-Layer Board:</b>	
Junction to Ambient ( $\theta_{JA}$ )	38°C/W
Junction to Case ( $\theta_{JC}$ )	1°C/W
<b>Thermal Resistance, Four-Layer Board:</b>	
Junction to Ambient ( $\theta_{JA}$ )	28°C/W
Junction to Case ( $\theta_{JC}$ )	1°C/W

For the latest package outline information and land patterns (footprints), go to [Package Index](#). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [Thermal Characterization of IC Packages](#).

## Electrical Characteristics

( $V_M$  = from +4.5V to +65V,  $R_{ROFF}$  = from 15k $\Omega$  to 120k $\Omega$ ,  $R_{REF}$  = from 13k $\Omega$  to 60k $\Omega$ , limits are 100% tested at  $T_A$  = +25°C. Limits over the operating temperature range are guaranteed by design and characterization, typical values are at  $V_M$  = 36V and  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER SUPPLY</b>						
Supply Voltage Range	$V_M$		4.5		65	V
Sleep-Mode Current Consumption	$I_{VM}$	$\overline{SLEEP}$ = logic low			20	$\mu$ A
Quiescent Current Consumption	$I_{VM}$	$\overline{SLEEP}$ = logic high			5	mA
1.8V Regulator Output Voltage	$V_{VDD}$	$V_M$ = +4.5V, $I_{LOAD}$ = 20mA		1.8		V
$V_{DD}$ Current Limit	$I_{VDD(LIM)}$	$V_{DD}$ shorted to GND	18			mA
Charge-Pump Voltage	$V_{CP}$			$V_M + 2.7$		V
<b>LOGIC LEVEL INPUTS/OUTPUTS</b>						
Input Voltage Level—High	$V_{IH}$		1.2			V
Input Voltage Level—Low	$V_{IL}$				0.65	V
Input Hysteresis	$V_{HYS}$			110		mV
Pull-Down Current	$I_{PD}$	Logic supply ( $V_L$ ) = +3.3V	16	34	60	$\mu$ A
Open-Drain Output Logic-Low Voltage	$V_{OL}$	$I_{LOAD}$ = 5mA			0.4	V
Open-Drain Output Logic-High Leakage Current	$I_{OH}$	$V_{PIN}$ = +3.3V	-1		+1	$\mu$ A
$\overline{SLEEP}$ Voltage Level High	$V_{IH}(\overline{SLEEP})$		0.9			V
$\overline{SLEEP}$ Voltage Level Low	$V_{IL}(\overline{SLEEP})$				0.6	V
$\overline{SLEEP}$ Pull-Down Input Resistance	$R_{PD}(\overline{SLEEP})$		0.8	1.5		M $\Omega$
<b>OUTPUT SPECIFICATIONS</b>						
Output ON-Resistance Low-Side	$R_{onLS}$	OUT1A = OUT1B, OUT2A = OUT2B		0.075	0.15	$\Omega$
Output ON-Resistance High-Side	$R_{onHS}$	OUT1A = OUT1B, OUT2A = OUT2B		0.075	0.15	$\Omega$
Output Leakage	$I_{LEAK}$	Driver OFF	-20		+20	$\mu$ A
Dead Time	$t_{DEAD}$			100		ns
Output Slew Rate	SR			300		V/ $\mu$ s
<b>PROTECTION CIRCUITS</b>						
Overcurrent Protection Threshold	OCP		7.6			A
Overcurrent Protection Blanking Time	$t_{OCP}$			2.2	3.5	$\mu$ s
Autoretry OCP Time	$t_{RETRY}$			3		ms
UVLO Threshold on $V_M$	$V_{UVLO}$	$V_M$ rising	3.75	4	4.25	V

**Electrical Characteristics (continued)**

( $V_M$  = from +4.5V to +65V,  $R_{ROFF}$  = from 15k $\Omega$  to 120k $\Omega$ ,  $R_{REF}$  = from 13k $\Omega$  to 60k $\Omega$ , limits are 100% tested at  $T_A$  = +25°C. Limits over the operating temperature range are guaranteed by design and characterization, typical values are at  $V_M$  = 36V and  $T_A$  = +25°C.)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
UVLO Threshold on V <sub>M</sub> Hysteresis	V <sub>UVLOHYS</sub>				0.12		V
Thermal-Protection Threshold Temperature	T <sub>SD</sub>	Temperature rising until $\overline{\text{FAULT}}$ pin goes low			+155		°C
Thermal-Protection Temperature Hysteresis	T <sub>SD_HYST</sub>	Temperature falling until $\overline{\text{FAULT}}$ pin goes high			20		°C
CURRENT REGULATION							
REF Pin Resistor Range	R <sub>REF</sub>			12		60	kΩ
REF Output Voltage	V <sub>REF</sub>				900		mV
Full-Scale Current Constant	KIFS				72		KV
Current Trip Regulation Accuracy	DITRIP1	I <sub>FS</sub> = 6A ( <a href="#">Note 1</a> )	I <sub>TRIP</sub> from 2.2A to 6A	-6		+6	%
	DITRIP2		I <sub>TRIP</sub> from 1A to 2.2A	-10		+10	
Fixed OFF – Time Interval	t <sub>OFF</sub>	R <sub>OFF</sub> shorted to V <sub>DD</sub>		16	20	24	μs
Fixed OFF – Time Constant	K <sub>TOFF</sub>	R <sub>ROFF</sub> from 15KΩ to 120KΩ			0.667		μs/kΩ
PWM Blanking time	t <sub>BLK</sub>				2.5		μs
CURRENT-SENSE MONITOR							
ISEN_ Voltage Range	V <sub>ISEN</sub>	Voltage range at ISEN_ pin		0		1.1	V
Current-Monitor Scaling Factor	KISEN	Set the I <sub>ISEN</sub> output-current equation in the <a href="#">Current-Sense Output (CSO)—Current Monitor</a> section			7500		A/A
Current Monitor Accuracy	DKISEN <sub>1</sub>	I <sub>FS</sub> = 6A ( <a href="#">Note 1</a> )	I <sub>TRIP</sub> from 2.2A to 6A	-5		+5	%
	DKISEN <sub>2</sub>		I <sub>TRIP</sub> from 1A to 2.2A	-10		+10	
Settling Time	t <sub>S</sub>	I <sub>FS</sub> = I <sub>MAX</sub>			0.5		μs
FUNCTIONAL TIMING							
Sleep Time	t <sub>SLEEP</sub>	$\overline{\text{SLEEP}}$ = logic 1 to logic 0 for OUT_ to become three-state			40		μs
Wake-Up Time from Sleep	t <sub>WAKE</sub>	$\overline{\text{SLEEP}}$ = logic 0 to logic 1 to resume normal operation				2.7	ms

**Note 1:** Guaranteed by design, not production tested.




## Pin Configurations

### TQFN Pin Configuration



## TSSOP Pin Configuration




## Pin Description

PIN		NAME	FUNCTION	TYPE
TQFN	TSSOP			
16, 22, 23, 28, 29	19, 25, 26, 31, 32	V <sub>M</sub>	Supply Voltage Input. Connect at least 1μF surface-mounted device plus 10μF electrolytic bypass capacitors to GND. Higher values can be considered depending on application requirements.	Supply
15	18	V <sub>CP</sub>	Charge-Pump Output. Connect a 5V, 1μF capacitor between V <sub>CP</sub> and V <sub>M</sub> as close as possible to the device.	Output
13	16	C <sub>P1</sub>	Charge-Pump Flying Capacitor Pin 1. Connect a V <sub>M</sub> -rated 22nF capacitor between C <sub>P1</sub> and C <sub>P2</sub> as close as possible to the device.	Output
14	17	C <sub>P2</sub>	Charge-Pump Flying Capacitor Pin 2. Connect a V <sub>M</sub> -rated 22nF capacitor between C <sub>P1</sub> and C <sub>P2</sub> as close as possible to the device.	Output
1	4	V <sub>DD</sub>	1.8V Linear Regulator Output. Bypass V <sub>DD</sub> to GND with a 5V, 2.2μF capacitor connected close to the device.	Analog Output
17	20	$\overline{\text{SLEEP}}$	Active-Low Sleep Pin.	Logic Input
21, 24, 27, 30	24, 27, 30, 33	OUT <sub>-</sub>	Driver Output Pins. Connect OUT1A and OUT2A and connect OUT1B and OUT2B together by wide, low-resistance PCB traces.	Output
12	15	$\overline{\text{FAULT}}$	Active-Low, Open-Drain, Output Fault Indicator. $\overline{\text{FAULT}}$ goes low to indicate that one or more of the protection mechanisms has been activated. Connect a 2kΩ pull-up resistor from $\overline{\text{FAULT}}$ to the microcontroller supply voltage.	Open-Drain Output
33, 34	36, 37	ISEN <sub>-</sub>	Current-Sense Output Monitor. Connect a resistor to GND (see the Current-Sense Output (CSO)—Current Monitor section).	Output
2	5	EN	Logic Input Pin. Enable Pin.	Logic Input

## Pin Description (continued)

PIN		NAME	FUNCTION	TYPE
TQFN	TSSOP			
4, 5	7, 8	DIN_	CMOS PWM Input.	Logic Input
8, 9	11, 12	DECAY_	Logic Input. Set the Decay Mode.	Logic Input
3, 6, 7	6, 9, 10	ISET_	Programmable Current Logic Input.	Logic Input
10	13	CDR	Open-Drain Output - Current Drive Regulator. Add a pullup resistor to the controller supply voltage. The pullup resistor value depends on application requirements. Values between 1K $\Omega$ to 5K $\Omega$ meet the requirements for most applications.	Open Drain Output
36	1	REF	Programmable Current Analog Input. Connect a resistor from REF to GND to set the full scale current.	Analog Input
37	2	ROFF	t <sub>OFF</sub> Programmable Off Time Pin. Connect ROFF to V <sub>DD</sub> to use the internal fixed t <sub>OFF</sub> time. Connect a resistor R <sub>ROFF</sub> from ROFF to GND to set the fixed OFF time to a desired value.	Analog Input
18, 38	3, 21	GND	Analog Ground. Connect to ground plane.	GND
19, 20, 25, 26, 31, 32	23, 28, 29, 34	PGND	Power GND. Connect to ground plane.	GND
EP	EP	EP	Exposed Pad. Connect to GND.	GND

## Functional Diagrams



## Detailed Description

The MAX22205 integrates an high current 65V, 7.6A<sub>MAX</sub> H-Bridge. It can be used to drive one Brushed DC motor or one half Stepper motor. The H-Bridge FETs feature very low impedance, resulting in high driving efficiency and low heat generated. The typical total R<sub>ON</sub> (high-side + low-side) is 0.15Ω. The H-Bridge can be individually PWM controlled with two logic inputs (DINA, DINB). A third Enable (EN) logic input can be used to configure the outputs to high impedance for coasting the motor.

The MAX22205 features an accurate optional Current Drive Regulation (CDR), which can be used to limit the start-up current of a Brushed DC motor or to control the phase current for stepper operation. The bridge output current is sensed by a non-dissipative Integrated Current Sensing (ICS) and it is then compared with the desired threshold current. As soon as the bridge current exceeds the threshold (I<sub>TRIP</sub>), the device enforces the decay for a fixed OFF-time (t<sub>OFF</sub>).

The non-dissipative ICS eliminates the bulky external power resistors, which are normally required for this function, resulting in a dramatic space and power saving compared with mainstream applications based on the external sense resistor. A current proportional to the internally-sensed motor current is output to analog pins (ISENA, ISENB) to monitor the current. Also, one open-drain output (CDR pin) is asserted every time the internal current regulation is taking control of the driver so that the activity of the internal current loop can be monitored.

The maximum output current per H-Bridge is I<sub>MAX</sub> = 7.6A<sub>MAX</sub> limited by the Overcurrent Protection (OCP). The device delivers up to 4A<sub>RMS</sub> at V<sub>M</sub> = +24V and T<sub>A</sub> = 25°C with proper PCB ground plane for thermal dissipation. The current capability depends on the PCB thermal characteristic (PCB ground planes, heatsinks, ventilation, etc.).

The MAX22205 features Overcurrent Protection (OCP), Thermal Shutdown (TSD), and Undervoltage Lockout (UVLO). An open-drain active low FAULT pin is activated every time a fault condition is detected. During Thermal Shutdown and Undervoltage Lockout, all the channels are disabled until normal operating conditions are restored.

The MAX22205 is packaged into a small TQFN38 5mm x 7mm and TSSOP 9.7mm x 4.4mm packages.

## Sleep Mode ( $\overline{\text{SLEEP}}$ Pin)

The  $\overline{\text{SLEEP}}$  pin can be driven low to place the device into the lowest power consumption mode possible, with all outputs three-stated, the internal circuits biased off, and the charge pump disabled. A pull-down resistor should be connected between  $\overline{\text{SLEEP}}$  and GND to ensure the part is disabled whenever this pin is not actively driven. Driving the  $\overline{\text{SLEEP}}$  pin high wakes up the device and returns it to normal mode. t<sub>WAKE</sub> is 2.7ms (max).

## PWM Control

OUT1A must be externally connected to OUT2A and OUT1B must be externally connected to OUT2B.

When the part is Enabled (EN = Logic High) and the H-Bridge current is below the configured current limit, the average output voltage can be controlled by DINA and DINB logic input pins using PWM techniques. Setting Enable logic low causes the output to enter a high impedance mode and the motor to coast. The Enable input pin frequency must not exceed 1KHz and cannot be used for PWM control.

[Table 1](#) shows the control Truth Table.

**Table 1. MAX22205 Truth Table**

EN	DINA	DINB	OUT1A = OUT2A	OUT1B = OUT2B	DESCRIPTION
0	X	X	High-Z	High-Z	H-Bridge Disabled. High Impedance (HiZ)
1	0	0	L	L	Brake Low; Slow Decay
1	1	0	H	L	Current from OUT2 to OUT1
1	0	1	L	H	Current from OUT1 to OUT2
1	1	1	H	H	Brake High; Slow Decay

PWM techniques can be used to control the output duty cycle and hence to implement motor speed control. Typically, for brushed DC motor drivers, Slow Decay is preferred as it results in less ripple and higher efficiency. With this approach, during the OFF phase, both the low-side FETs are activated effectively grounding the motor winding terminals. The current built up into the motor winding slowly decays. This decay is often referred to as Slow Decay.

Alternatively, Fast Decay can also be implemented by reversing the bridge during the OFF phase.

### Current-Sense Output (CSO)—Current Monitor

Currents proportional to the internally-sensed motor currents are output to pins ISENA, ISENB for half-bridge A (OUT1A = OUT2A) and B (OUT1B = OUT2B) respectively. The current is sensed only when the low side FET is ON and sinks current. During the blanking time, the ISEN current is zero.

The following equation shows the relationship between the current sourced at ISEN and the half-bridge low-side FET current:


$$I_{\text{ISEN}}(A) = \frac{I_{\text{OUT}}(A)}{K_{\text{ISEN}}}$$

Equation - ISEN Output Current

in which  $K_{\text{ISEN}}$  represents the current mirror factor between the output current and its replica at pin ISEN.  $K_{\text{ISEN}}$  is typically 7500 A/A. For instance, if the instantaneous output current is 2A, the current sourced at ISEN is 266μA.

ISENA can be externally tied to ISENB to sum up the two half-bridges low-side currents and monitor the full-bridge current. When used in this configuration, the  $\text{ISEN} = \text{ISENA} + \text{ISENB}$  current reflects the motor current during the Forward, Reverse, and Slow Decay statuses while it is zeroed during Fast Decay or Coast Status.

[Figure 1](#) shows an idealized behavior of the  $\text{ISEN} = \text{ISENA} + \text{ISENB}$  current when Slow or Fast Decay are used. Blanking times, delays, and rise/fall edges are ignored.

Figure 1.  $I_{SEN}$  Current

By connecting an external signal resistor,  $R_{ISEN}$ , between  $I_{SEN\_}$  and GND, a voltage proportional to the motor current is generated. The voltage built up on  $R_{ISEN}$  can be input into the ADC of an external controller in applications in which the motor control algorithm requires the current/torque information. The designer can choose  $R_{ISEN}$  value so that the peak voltage meets the ADC full-scale requirement. The following equation shows the design formula to calculate  $R_{ISEN}$  once the ADC full scale voltage ( $V_{FS}$ ) and the maximum operating current ( $I_{MAX}$ ) are known:

$$R_{ISEN}(\Omega) = K_{ISEN} \times \frac{V_{FS}(V)}{I_{MAX}(A)}$$

Equation -  $R_{ISEN}$  Setting

For example, if the ADC operates up to 1V FS and the maximum operating output current is 2A, then  $R_{ISEN}$  is  $7500 \times 1V/2A = 3.75K\Omega$ .

The  $R_{ISEN}$  value also sets the output impedance of the Current-Sense Output circuit ( $ISEN_{-}$  output impedance). Normally, the input impedance of the ADC is much higher than  $R_{ISEN}$ , enabling a direct connection to the  $ISEN$  pin without attenuation. If a low input impedance ADC is used, a preamplifier (buffer) is required.

The Current-Sense Output circuit bandwidth and step response performances (see [Specifications](#)) ensure the current monitor tracks the driver current in PWM motor drive application.

**Current Drive Regulation**

The MAX22205 features embedded Current Drive Regulation (CDR).

The embedded current drive regulation provides an accurate control of the current flowing into the motor windings.

The bridge current is sensed by a non-dissipative Integrated Current Sensing (ICS) circuit and it is then compared with the threshold current ( $I_{TRIP}$ ). As soon as the bridge current exceeds the threshold, the device enforces the decay for a fixed OFF-time ( $t_{OFF}$ ). The device supports different decay modes as described in the following paragraphs.

Once  $t_{OFF}$  elapses, the driver is re-enabled for the next PWM cycle. During current regulation, the PWM duty cycle and frequency depend on the supply voltage, on the motor inductance, and on motor speed and load conditions.

The  $t_{OFF}$  duration can be configured with an external resistor connected to the ROFF pin.

**Integrated Current-Sense (ICS)**

A non-dissipative current sensing is integrated. This feature eliminates the bulky external power resistors normally required for this function. This feature results in a dramatic space and power saving compared with mainstream applications based on the external sense resistor.

**Setting the Full-Scale Current – Pin REF**

Connect a resistor from REF to GND to set the full scale chopping current  $I_{FS}$ .

The following equation shows the typical  $I_{FS}$  current as a function of the  $R_{REF}$  shunt resistor connected to pin REF. The proportionality constant  $K_{IFS}$  is typically 72KV. The external resistor  $R_{REF}$  can range between 12K $\Omega$  and 60K $\Omega$ , which corresponds to  $I_{FS}$  setting ranging from about 6A down to 1.2A.

$$I_{FS} = \frac{K_{IFS}(KV)}{R_{REF}(K\Omega)}$$

**Bridge Current Control**

Four input pins, ISET[3:0], are used to program the regulated output current. [Table 2](#) shows the bridge current levels for each input combination.

**Table 2. H-Bridge ISET Pins Truth Table**

ISET3	ISET2	ISET1	ISET0	RELATIVE CURRENT (% OF IFS)
0	0	0	0	100%
0	0	0	1	99.2%
0	0	1	0	97.6%
0	0	1	1	95.3%
0	1	0	0	91.3%
0	1	0	1	86.6%
0	1	1	0	81.1%



**Table 2. H-Bridge ISET Pins Truth Table (continued)**

0	1	1	1	74.0%
1	0	0	0	66.9%
1	0	0	1	59.1%
1	0	1	0	50.4%
1	0	1	1	40.9%
1	1	0	0	30.7%
1	1	0	1	20.5%
1	1	1	0	10.2%
1	1	1	1	0.0%

**Setting the Fixed OFF\_TIME (t<sub>OFF</sub>)**

The current regulation circuit is based on a constant t<sub>OFF</sub> PWM control. When the bridge current exceeds the target I<sub>TRIP</sub> current, an OFF phase begins and Decay modes are activated. The OFF phase has a fixed time duration (t<sub>OFF</sub>). t<sub>OFF</sub> can be configured to a desired value by connecting an external resistor (R<sub>ROFF</sub>) to pin ROFF. When the ROFF pin is shorted to V<sub>DD</sub>, the t<sub>OFF</sub> time is internally set at a fixed value (20μs typical).

By connecting an external resistor to the pin ROFF, configure t<sub>OFF</sub> as shown in the following equation, in which R<sub>ROFF</sub> is an external resistor connected to the ROFF pin (in KΩ) and K<sub>T<sub>OFF</sub></sub> is an internal constant equal to 0.667μs/KΩ.

$$t_{\text{OFF}}(\mu\text{s}) = R_{\text{ROFF}} \times K_{\text{T}_{\text{OFF}}}$$

t<sub>OFF</sub> can be programmed from a range of 10μs to 80μs.

**CDR Open-Drain Output**

This pin is an active-low open-drain output, which is asserted during the fixed decay time interval (t<sub>OFF</sub>) enforced by the current drive regulation loop. This way, the external controller can monitor if the integrated current loop has taken control of the driver overwriting the status of the PWM logic inputs (DINA, DINB). The CDR signal can be used by the external controller for several reasons and provides information about the actual load during current regulation. In the use case in which the PWM logic inputs are permanently held in the Forward or Reverse mode and the control is entirely entrusted to the internal Current Drive Regulation loop, the CDR pin status directly reflects the driver output status. In this case, the duty cycle of the CDR can possibly be used to detect stall conditions.

Connect a pullup resistor from the CDR pin to the controller voltage supply. The pullup resistor value depends on the application requirements. Values between 1KΩ to 5KΩ meet the requirements for most applications.

The time diagram in [Figure 2](#) shows the behavior of this function when the motor spins in the forward direction respectively with DINB held firmly high (Case A) or when DINB is toggling (Cases B and C). The CDR output is asserted only when the Slow Decay mode is forced by the internal CDR. Note that any PWM transitions reset the fixed off time of the CDR circuit. In Case B, the actual Slow Decay Interval is longer than t<sub>OFF</sub>, whereas in Case C, the actual Slow Decay interval is shorter.




Figure 2. CDR Monitor Timing Diagram

## Operating Modes

During PWM chopping, the driver output alternates the Energizing (ON) and Decay phases. The MAX22205 supports different Decay modes. Slow Decay, Fast Decay, and different combinations between Slow and Fast.

[Figure 3](#) shows the current path in the three different modes of operation.




Figure 3. Current Flow During ON and Decay Modes

### Setting the Decay Mode

Two logic input pins allow to set the Decay Mode during  $t_{OFF}$ . The MAX22205 supports Slow, Fast, and Mixed Decay modes.

[Table 3](#) shows the Truth Table for the Decay selection.

**Table 3. Decay Mode Truth Table**

DECAY2	DECAY1	DECAY MODE
0	0	SLOW
0	1	MIXED 30% FAST*/70% SLOW
1	0	MIXED 60% FAST*/40% SLOW
1	1	FAST*

\*To prevent reversal of current during fast decay, outputs go to the high-impedance state as the current approaches 0A.

## Fault Protection

### Overcurrent Protection – (OCP)

An Overcurrent Protection (OCP) protects the device against short circuits to the rails (supply voltage and ground) and across the load terminals.

The OCP threshold is set at 7.6A minimum. If the output current is greater than the OCP threshold for longer than the Deglitch Time (Blanking Time), then an OCP event is detected.

When an OCP event is detected, the H bridge is immediately disabled, and a fault indication is output on pin  $\overline{\text{FAULT}}$ . The H-Bridge is kept in HiZ mode for 3ms (see  $t_{\text{RETRY}}$  specification). After that, the H-bridge is re-enabled according to the current state. If the short circuit is still present, this cycle repeats, otherwise normal operation resumes.

Avoid prolonged operation under the short-circuit failure mode as a prolonged OCP auto-retry could affect the device reliability.

### Thermal Shutdown

If the die temperature exceeds  $T_{\text{SD}} = +155^{\circ}\text{C}$  (typ), all output pins (OUT1A, OUT2A, OUT1B, and OUT2B) are three-stated and the  $\overline{\text{FAULT}}$  pin is driven low. The  $\overline{\text{FAULT}}$  pin remains low and the outputs are placed in three-state mode until the die temperature falls by the hysteresis amount of  $20^{\circ}\text{C}$  (typ), after which the  $\overline{\text{FAULT}}$  pin is driven high and the outputs are re-enabled.

### Undervoltage-Lockout Protection (UVLO)

When the  $V_{\text{M}}$  supply voltage is below the UVLO threshold, all OUT\_ outputs are three-stated and the  $\overline{\text{FAULT}}$  pin is driven low. The OUT\_ outputs automatically return to their current state (defined by EN and DIN\_) when the  $V_{\text{M}}$  supply voltage exceeds the UVLO threshold (max) and  $\overline{\text{FAULT}}$  is driven high.

MAX22205

65V, 7.6A High Current Single H-Bridge with  
Integrated Current-Sense

## Ordering Information

PART NUMBER	TEMPERATURE RANGE	PIN-PACKAGE
MAX22205ATU+	-40°C to +125°C	38-TQFN
MAX22205ATU+T	-40°C to +125°C	38-TQFN
MAX22205AUU+	-40°C to +125°C	38-TSSOP
MAX22205AUU+T	-40°C to +125°C	38-TSSOP

+ Denotes a lead(Pb)-free/RoHS-compliant package.

T Denotes tape-and-reel.

MAX22205

65V, 7.6A High Current Single H-Bridge with  
Integrated Current-Sense

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/21	Initial release	—
1	5/24	Updated the <i>General Description, Benefits and Features, Absolute Maximum Ratings, Package Information, Electrical Characteristics, Pin Configurations, Pin Description, Detailed Description, and Ordering Information</i> sections	1, 6-11, 13-14, 20, 21