

MAX526/MAX527

General Description

The MAX526/MAX527 contain four 12 bit, voltage-output digital to analog converters (DACs). Precision output buffer amplifiers are included on chip to provide voltage outputs. The MAX527 operates with ±5V power supplies, while the MAX526 utilizes 5V and +12V to +15V supplies. Offset, gain, and linearity are factory calibrated to provide the MAX526's 1LSB total unadjusted error (TUE).


These devices feature double buffered interface logic with a 12 bitinput register and a 12-bit DAC register. Data in the DAC register sets the DAC output voltage. The MAX526/MAX527 have an 8 bit wide data bus. Data is loaded into the input register using two write operations with an 8 bit LSB write load and a 4 bit MSB write load. An asynchronous load DAC (LDAC) input transfers data from the input register to the DAC register. All logic inputs are TTL and CMOS compatible.

The MAX526/MAX527 are available in 24 pin, 300 mil plastic DIP, Ceramic SB, and wide SO packages.

__Applications

Minimum Component Count Analog Systems
Digital Offset/Gain Adjustment
Arbitrary Function Generators
Industrial Process Controls
Automatic Test Equipment

Functional Diagram



Features

- ♦ Reference Input Range Includes Ground (C, D grades)
- ♦ Full 12-Bit Performance Without Adjustments
- ♦ 1 LSB Total Unadjusted Error (MAX526)
- ♦ Buffered Voltage Outputs
- Fast Output Settling 3μs for MAX526 5μs for MAX527
- ♦ Double-Buffered Digital Inputs
- ♦ Microprocessor and TTL/CMOS Compatible
- ♦ ±5V Supply Operation (MAX527)


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSBs)
MAX526CCNG	0°C to +70°C	24 Narrow Plastic DIP	± 1/2
MAX526DCNG	0°C to +70°C	24 Narrow Plastic DIP	±1
MAX526CCWG	0°C to +70°C	24 Wide SO	±1/2
MAX526DCWG	0°C to +70°C	24 Wide SO	±1
MAX526DC/D	0°C to +70°C	Dice*	±1
MAX526CENG	40°C to +85°C	24 Narrow Plastic DIP	±1/2
MAX526DENG	40°C to +85°C	24 Narrow Plastic DIP	±1
MAX526CEWG	40°C to +85°C	24 Wide SO	±1/2
MAX526DEWG	40°C to +85°C	24 Wide SO	±1
MAX526CMYG	55°C to +125°C	24 Narrow Ceramic SB**	± 1/2
MAX526DMYG	55°C to +125°C	24 Narrow Ceramic SB**	±1

Ordering Information continued on last page.

- Contact factory for dice specifications.
- ** Contact factory for availability and processing to MIL STD 883.

Pin Configuration



19-4500; Rev 4; 4/20

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

ABSOLUTE MAXIMUM RATINGS - MAX526

Vpo to AGND or DGND	Wide
VSS to AGND or DGND 7V, to 0.3V	Cerar
Digital Input Voltage to AGND or DGND0.3V, Vpg + 0.3V	Operat
VREF to AGND or DGND0.3V. Vpp + 0.3V	MAX
VOUT to AGNO or DGNDVDD, VSS	MAX
Maximum Current into Any Pin 50mA	MAX
Continuous Power Dissipation (TA = +70°C)	Storag
Plastic DIP (derate 13.33mW/°C above +70°C)733mW	Lead

Wide SO (derate 11.76mW/°C above +70°C)647mW
Ceramic SB (derate 14.29mWl*C above +70	0°C)1143mW
Operating Temperature Ranges:	
MAX526_C_G	0℃ to +70℃
MAX526_E_G	40°C to +85°C
MAX526 MYG	55°C to +125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10 sec)	

Stresses beyond those fisted under "Absolute Maximum Ratings" may cause permanent demage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS - MAX526

(VOD = +15V, VSS = 5V, VREF = 10V, AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	- ANALOG SECTI	ON (PL = 5kΩ, CL = 100pF)					
Resolution	N			±12			Bits
		MAX526C	TA = +25°C			±1.0	
		MAX526D	IA = +25°C			±2.0	7
		MAX526CC				±2.0	
Total Unadjusted Error	7.15	MAX526DC				±3.0	1
(Note 1)	TUE	MAX526CE				±2.5	LSB
		MAX526DE				±3.5	Ť
		MAX526CM				±3 .0	Ť
		MAX526DM				±4.0	1
		MAXS26C			±0.15	±0.50	
Integral Nonlinearity	INL	MAX526D				±1	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic				±1	LSB
		MAX526C			*	±1.0	
		MAX526D	TA = +25°C			±2.0	
		MAX526CC				±2.0	
0#======		MAX526DC				±3.0	LSB
Olfset Erlor		MAX526CE				±2.5	
		MAX526DE				±35	7
		MAX526CM				±30	
		MAX526DM				±4.0	1
		MAX526_C/E/M, RL = ••				± 1.0	
Gain Error		MAX526_C/E				±1.5	LSB
		MAX526_M				±2.0	1
	ΔGair/ΔVpp	Vpp from +10.8V to +16.5V	T		±0.001	±0.01	İ
	∆Ga n/∆∨ss	V _{SS} from 45V to 5.5V			±0001	±0.01	Ť
Power Supply Rejection	ΔOffset/ΔVDD	Vpp from + 10.8V to +16.5V	TA = +25℃	17	±0.007	±0.075	LSB/9
	∆Offse V∆VSS	Vss from 4.5V to 5.5V			±0.003	±0.03	†
MATCHING PERFORMAN							•
Total Unadjusted Error	7115	MAX526C	- ~~			±1.0	LSB
(Note 1)	TUE	MAX526D	TA = +25°C			±20	LSB
Gain Error			TA = +25°C		0.1	±10	LSB
Offset Error		MAX526C	TA = +25°C		0.5	±1.0	LSB
Offset Effor		MAX526D	1A=+25°C		0.5	±2.0	LSB
Integral Nonlinearity	INL		TA = +25°C		02	± 1.0	LSB

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

ELECTRICAL CHARACTERISTICS – MAX526 (continued)

(VD D= +15V, VSS = -5V, VR EF= 10V, AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise noted)

PARAMETER	SYMBOL	CONDI	TIONS	MIN_	TYP	MAX	UNITS
REFERENCE INPUT (Note 2	1						
R eferencenput Range	REF			0		V _{DD} - 4	V
Reference Inpu R esi st ar	nce R REF			5			kΩ
MULTIPLYING MODE PERFO	DRMANCE						
R eferenc &dB Bandwidt h		T T			700		kHz
Def asses E and brush		Input code = all 0s	VREF = 10Vp-p at 400HZ		-100		dВ
Ref erenceFeedhrough		Input code = all Us	VR EF= 10Vp ⇒pat 4CO0HZ	L	-82		OD.
Total Harmonic Distortion plus Noise	THD+N	VREF = 2Vpp at 50kl	-lz		0.012		%
DIGITAL INPUTS							
Input High Voltage	VI JHN			2.4			V
Input Low Voltage	VINL	-			_	08	V
Input Leakage Current	IN	VI # OV or VDD				1.0	μA
Input Ca pacitance	CIN	(Note 3)				10	ρF
DYNAMIC PERFORMANCE	$(R_L = 5k\Omega, C_L$	= 100pF)					
Voltage Output Slew Rate		1		_	5		V/µs
Output Settling Time		To ±1/2LSB of full sca	al e	l_	3		μs
Digital Feedthrough					5 .	_	nV-s
Digital Crosstalk				b _	5	_	nV :
POWER SUPPLIES				-			
Positive Supply Range	V DD			10.8		16.5	V
Negative Sulpp Range	VSS	<u> </u>		-45	-	-5.5	V
Positive Supply Current	loo	(Note 4)	T _A = +25°C		11	20	mA L
Negative Supply Curr ent	Iss	(Note 4)	TA = +25°C		8	18 _ 26	mA

Note 1: TUE is sp ecified with no resistive load.

Note 2: See Reference Input section.

Note 3: Guar anteed by de sign Not p roductio tested.

Note 4: Digital inpluts 2.4 Vwith digital inputs at 0V, IDD decreases typically by 1.5mA at +25°C.

TIMING CHARACTERISTICS - MAX526 (VD $_{D^c}$ +15V, VSS = 5V, VR EF= 10V, AGND = DGND = 0V, TA = T_{MIN} to T_{MAX} , unless othe rwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CS Pulse Width	ics	_	100			กร
WR Pulse Width	tann _		100			ns
CS to WR Setup	ICWS	- 1	0	_		ns
CS to WR Hold	ICWH		0			ns
Data Va lido WR Setup	los		75		=	ns _
Data to WR Hot d	;DH		10	-		กร
LDAC Pu IseWidth	LDAC		120	11.000		ns _
Addressto WR Setup	las		25			ns
Addr esslo WR Hold	t _{AH}		0	- 671		ns

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

ABSOLUTE MAXIMUM RATINGS - MAX527

VDD to AGND or DGND	
Vss to AGND or DGND	7V, to 0.3V
Digital Input Voltage to AGND or DGND	0.3V, V _{DD} + 0.3V
VREF to AGND to DGND	0.3V, V _{DD} + 0.3V
Vour to AGND to DGND	VDD, Vss
Maximum Current into Any Pin	
Continuous Power Dissipation (TA = +70°C)	
Plastic DIP (derate 13.33mW/°C above +7	0°C)733mW

Wide SO (derate 11.76mW/°C above +70°	C)647mW
Ceramic SB (derate 14.29mW/°C above +	70°C)1143mW
Operating Temperature Ranges:	
MAX527_C_G	0°C to +70°C
MAX527_E_G	40°C to +85°C
MAX527_MYG	55°C to +125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10 sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS - MAX527

(VDD = +5V, VSS = -5V, VREF = 2.5V, AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC PERFORMANCE -	ANALOG SECT	ON (R _L = 5kΩ, C _L = 100pF)					
Resolution	N			12			Bits
Internal Nantinania	INL	MAX527C			±0.15	±0.50	1.00
Integral Nonlinearity	INL	MAX527D			_	±1	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic				±1	LSB
		MAX527C	T 0500			±3	
	1	MAX527D	$T_A = +25^{\circ}C$			±6	
		MAX527CC				±6	
		MAX527DC				±9	1
Offset Error		MAX527CE				±7	mV
	1	MAX527DE			- 00 - 20	±11	
		MAX527CM				±9	
		MAX527DM				±15	
		MAX527_C/E, R _L = ∞				±1.0	
	1	MAX527_M, R _L = ∞			-	±1.0	
Gain Error		MAX527_C				±2.0	LSB
	1	MAX527_E		-		±2.5	
		MAX527_M				±3.0	
	ΔGain/ΔVDD	Vpp from +4.5V to +5.5V			±0.002	±0.02	7
	ΔGain/ΔVss	Vss from -4.5V to -5.5V	T		±0.002	±0.02	
Power-Supply Rejection	ΔOffset/ΔVDD	Vpp from +4.5V to +5.5V	T _A = +25°C		±0.005	±0.05	LSB/%
	ΔOffset/ΔVss	Vss from -4.5V to -5.5V			±0.005	±0.05	
MATCHING PERFORMANC	E	-					
Gain Error			TA = +25°C	100	0.1	±1.0	LSB
Offset Error		MAX527C	7 0500		0.5	±5	1.00
(Note 1)		MAX527D	T _A = +25°C		0.5	±10	LSB
Integral Nonlinearity	INL		T _A = +25°C		0.2	±1.0	LSB
REFERENCE INPUT (Note 2	2)			-			
Reference Input Range	REF	Note 2		0	Vr	00 - 2.20	V
Reference Input Resistance	RREF			5	-		kΩ

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

ELECTRICAL CHARACTERISTICS (continued) – MAX527

(VDD = +5V-VSS = 5V, VREF = +2.5V, AGND = DGND = 0V. TA = TMIN to TMAX, unless otherwise noted.)

	l	CONDITIONS	MIN	TYP	MAX	UNITS
RMANCE						
				700		kH2
	400Hz			- 100		dB
İ	4000Hz			-82		OB
THD+N	VREF = 850mV	D-P at 100kHz		0 024		%
VINH			2.4			V
VINL					0.8	V
IIN	VIN = OV or Vol	0			1.0	μA
CIN	(Note 3)	_			10	pF
$(R_L = 5k\Omega, C_L)$	= 100pF)					
1				3		V/µs
	To ± 1/2LSB of f	ull scale		5		μs
				5		r.V s
				5		nV-s
V _{DC}			4.75		5.5	٧
Vss			-4.5		-5.5	V
IDD	(Note 4)	T _A = +25°C	_	5.5	12	mA
Iss	(Note 4)	T _A = +25'C		36_	10	mA
	VINH VINI IIN CIN (RL = 5kΩ, CL VDC VSS	400Hz 4000Hz 4000Hz 1HD+N VREF = 850mV VINH VINL IIN VIN = 0V or VD CIN (Note 3) (RL = 5kΩ, CL = 100pF) To ± 1/2LSB of f VDC VSS IDD (Note 4)	400Hz 4000Hz THD+N VREF = 850mV _{D-P} at 100kHz VINH VINL IIN VIN = 0V or VDD CIN (Note 3) (RL = 5kΩ, CL = 100pF) To±1/2LSB of full scale VDC VSS IDD (Note 4) TA = +25°C	400Hz 4000Hz 100kHz 1	700 400Hz -100 -100 4000Hz -82 THD+N VREF = 850mV _{D-P} at 100kHz 0.024 VINH 2.4 VINL IIN VIN = 0V or VDD CIN (Note 3) (RL = 5kΩ, CL = 100pF) 3 To ± 1/2LSB of full scale 5 5 5 VDC VSS -4.5 VSS IDD (Note 4) TA = +25°C 3.6 TA = +25°C 3.6 TA = +25°C 3.6 TA = +25°C 3.6	A00Hz

Note 1: TUE is specified with no resistive load.

Note 2: See Reference Input section.

Note 3: Guaranteed by design. Not production tested.

Note 4: Digital inputs at 2.4V.

TIMING CHARACTERISTICS – MAX527

(VDD = +5V, VSS = 5V, VREF = +2.5V, AGND = DGND = 0V, TA = TMIN to TMAX, unless atherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CŚ Pulse Width	lcs	MAX527_C/E	180			
CO Poise Width	ics	MAX527_M	200			ns
WR Pulse Width.	TWP:	MAX527_C/E	180			
WH PUSE WIGHT.	TONEY	MAX527_M	200	-		ns
CS to WR Setup	Icws		0			ns
CS to WR Hold	(CWH		0			ns
Data Valid to WR Setup	tos		75			ns
Data to WR Hold	IDH		0			ns
LDAC Pulse Width	have	MAX527_C/E	120			
LDAC Poise Width	LDAC	MAX527_M	150			ns
Address to WR Setup	tas		25			ns
Address to WR Hold	IAH		0		_	ns


© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

Typical Operating Characteristics MAX526 MAX526 OFFSET ERROR MAX526 SUPPLY CURRENT MAX526 RELATIVE ACCURACY vs. TEMPERATURE vs. VREF vs. Vss 1.0 10 20 TA - +25°C VDD - +15V VSS - -5V V_{DD} = +15V LOAD = 5kΩ || 100pF Inn 0.6 VREF = +10V TA - +25°C RELATIVE ACCURACY (LSB) ZERO-CODE ERROR (LSB) SUPPLY CURRENT (mA) 0.2 VDD +15V 0.0 -0.2-12V -06 VDD - +15V Void ALL LOGIC INPUTS = 2.4V -1.0 -20 -60 -20 20 60 100 -2 -1 12 TEMPERATURE (°C) VSS (V) VREF (V) MAX526 REFERENCE VOLTAGE INPUT FREQUENCY RESPONSE MAX526 THD + NOISE AT DAC OUTPUT vs. REFERENCE FREQUENCY MAX526 THD + NOISE AT DAC OUTPUT vs. REFERENCE FREQUENCY .09600 20 19200 VREFAB SWEPT VOUTA MONITORED VDD - +15V .08400 16800 VDD - +15V 10 V0D - +15V VSS = -5V . TA = +25°C VREFAB,CD = 2Vp-p _FREQ - SWEPT INPUT CODE = ALL 1s VSS = -5V - TA = +25 C VREFAB.CD = 5V_{II II} FREQ = SWEPT INPUT CODE - ALL 1s 0 .07200 14400 RELATIVE CUTPUT (dB) .06000 12000 THD + NOISE 1961 THD + NOISE (%) -10 .09600 04800 -20 .03600 .07200 -30 02400 .04800 .01200 02400 0.0 0.0 -50 1M 100 200 10 200 FREQUENCY (Hz) FREQUENCY (kHz) FREQUENCY (kHz) MAX526 **FULL-SCALE ERROR Vs. LOAD** 0 FULL-SCALE ERROR (LSB) -2 -3 -5 0.1 100 LOAD (kΩ)


© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.



© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.





© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

Typical Operating Characteristics (continued) MAX527 REFERENCE FEEDTHROUGH AT 400Hz MAX527 REFERENCE FEEDTHROUGH AT 400Hz

25V








 TOP REFERENCE IN 27/1/49
 TO P REFERENCE IN 5-8/4


 BOTTOM: Vouta 20µV/div
 80FTOM: Vouta 50µV/div


 NPUT CODE: ALL 0s
 NPUT CODES _ ALL 0s














TOP: DIGITAL TRANSITION ON ALL DATA BITS 54/dw 30(TDM: DAC OUPUT WITH WR HIGH 50mV/dw

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

Pin Description

PIN	NAME	FUNCTION
1	Voutc	DAC C Output Voltage
2	Voutb	DAC B Output Voltage
3	Vouta	DAC A Output Voltage
4	Vss	Negative Power Supply
5	AGND	Analog Ground
6	VREFAB	Reference Voltage Input for DAC A and DAC B
7	DGND	Digital Ground
8	LDAC	Load DAC Input (active low). Driving this asynchronous input low transfers the con- tents of each input register to its respec- tive DAC register.
9	D7	Data Bit 7
10	D6	Data Bit 6
11	D5	Data Bit 5
12	D4	Data Bit 4
13	D11/D3	Data Bit 11 (MSB) if CSMSB is low and CSLSB is high. Data Bit 3 (MSB) if CSMSB is high and CSLSB is low
14	D10/D2	Data Bit 10 (MSB) if CSMSB is low and CSLSB is high. Data Bit 2 (MSB) if CSMSB is high and CSLSB is low.
15	D9//D1	Data Bit 9 (MSB) if CSMSB is low and CSLSB is high. Data Bit 1 (MSB) if CSMSB is high and CSLSB is low.
16	D8/D0	Data Bit 8 (MSB) if CSMSB is low and CSLSB is high. Data Bit 0 (MSB) if CSMSB is high and CSLSB is low.
17	A1	DAC Address Select Bit (MSB)
18	AO	DAC Address Select Bit (LSB)
19	VREFCD	Reference Voltage Input for DAC C and DAC D
20	WR	Write Input (active low). WR along with CSMSB and CSLSB load data into the DAC input register selected by A1 and A0
21	CSLSB	Chip Select for LS Byte (active low). Selects the lower 8 bits of the addressed input register.
22	CSMSB .	Chip Select for MS Nibble (active low). Selects the upper 4 bits of the addressed input register.
23	VDD	Positive Supply Voltage
24	VoutD	DAC D Output Voltage

_Detailed Description Analog Section

The MAX526/MAX527 contain four voltage output DACs. The DACs are "inverted" R-2R ladder networks that convert 12-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltages. The MAX526/MAX527 have two reference inputs: one shared by DAC A and DAC B (VREFAB), and the other shared by DAC C and DAC D (VREFCD). These inputs allow different full-scale output voltage ranges for each pair of DACs (Figure 1).




Figure 1. Simplified DAC Circuit Diagram

Reference Input

The MAX526/MAX527 can be used for multiplying applications. The reference accepts both DC and AC signals. The voltage at each VREF input sets the full-scale output voltages for its respective DACs. The input impedance of the VREF inputs are code dependent, with the lowest value (typically $6k\Omega$ for VREFAB or VREFCD) occuring when the input code is 0101 0101 0101. The maximum value, typically $60k\Omega$, occurs when the input code is 0000 0000 0000. Since the input impedance at VREF is code dependent, load regulation of the reference used is important.

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

MAX526/MAX527

Calibrated Quad 12-Bit Voltage-Output D/A Converters

The guaranteed minimum input impedance of each refer ence input of the MAX526/MAX527 is 5kΩ. When the reference inputs are driven from the same source, the minimum impedance that must be driven by the reference source is 2.5kΩ. A voltage reference such as the MAX674 would typically deviate by 0.165LSB (0.33LSB worst case) when simultaneously driving both MAX526 reference inputs at 10V. Improve accuracy by driving VREFAB and VREFCD separately or by using a reference with excellent accuracy and superior load regulation, such as the MAX676/MAX677/MAX678.

Using an op amp to buffer the reference is another way to obtain high accuracy. The closed loop output impedance of the op amp should be kept below 0.05Ω . This ensures errors of less than 0.08LSB when driving both reference inputs simultaneously. The MAX400 or OP07 are suitable for this application. The input capacitance at VREF is also code dependent and typically varies from 125pF to 300pF

VOUTA-D are represented by a digitally programmable voltage source as:

VOUT = (NB x VREF) / 4096

where NB is the numeric value of the DAC's binary input code (0 to 4095).

Output Buffer Amplifiers

All MAX526/MAX527 voltage outputs are internally buffered by precision unity-gain followers with a typical slew rate of 5V/µs for the MAX526 and 3V/µs for the MAX527.

With a full scale transition at the MAX526 output (OV to +10V or +10V to 0V), the typical settling time to ±1/2LSB is 3μs when loaded with 5kΩ in parallel with 100pF (loads less than 5kΩ degrade performance). Typical output dynamic response and settling performance of the MAX526 output amplifier are shown in the Typical Operating Characteristics section.

With a full-scale transition at the MAX527 output (0V to +2.5V or +2 5V to 0V), the typical settling time to ±1/2LSB is 5μs when loaded with 5kΩ in parallel with 100pF (loads less than $5k\Omega$ degrade performance). Typical output dynamic response and settling performance of the MAX527 output amplifiers are shown in the Typical Operating Characteristics section.

Digital Inputs and Interface Logic

Digital inputs are compatible with both TTL and 5V CMOS logic The MAX526/MAX527 interface with microprocessors using an 8-bit-wide data bus. The double-buffered input structure consists of a 12 bit (8 + 4) input register and a 12-bit DAC register for each of the four DACs.

Each DAC's analog output reflects the data held in its DAC register. Address lines A0 and A1 select which DAC receives data from the data bus, as shown in Table 1. All MAX526/MAX527 control inputs are level-triggered. Figure 2 shows the MAX526/MAX527 input control logic.

Table 1. DAC Addressing

A1	AO	SELECTED INPUT REGISTER			
L	L	DAC A Inclut Register			
Ļ	Н	DAC B Input Register			
н	L	DAC C Input Register			
н	н	DAC D Input Register			

CSMSB, CSLSB, and WR load from the data bus to the input register selected by A0 and A1. Pulling CSLSB and WR low loads the lower 8 bits of the input register, while CSMSB and WR load the upper 4 bits. The order in which the data is loaded into the input register (i.e. upper 4 bits first or lower 8 bits first) is not important. It is possible to concurrently load the full 12 bits of the input register by pulling CSLSB, CSMSB, and WR low. Note that the same data will be written to the 4MSBs (D11-D8) and the 4LSBs (D3-D0), respectively. If the DACs are configured in the unipolar output mode (see Figure 5 and Table 3), this method can be used to quickly zero the DAC outputs.

Data is lalched into the selected input register on the rising edge of WR. Alternatively, data will be latched into




Figure 2. Input Control Logic

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

J

Calibrated Quad 12-Bit Voltage-Output D/A Converters

Table 2. Write-Cycle Truth Table

CSLSB	CSMSB	WR	LDAC	FUNCTION	
L	Н	L.	Н	Loads LS byte into selected input register	
L	Н		Н	Latches LS byte into selected input register	
_5	Н	L	Н	Latches LS byte into selected input register	
Н	L	L	Н	Loads MS nibble into selected input register	
H_	L		Н	Latches MS nibble into selected input register	
Н		L	Н	Latches MS nibble into selected input register	
Х	X	н	L	Transfers data from input registers into DAC registers. DAC outputs reflect data held in their respective input registers.	
X	X	Н	_5_	Latches the four DAC registers. Input registers cannot be written to.	
Н	L	L	L	Loads MS nibble into selected input register and loads input registers into DAC register	
	X	H	Н	No operation. Device is not selected.	
L	L	L	L	Loads all 12 bits of selected input register. Transfers data from input registers into DAC registers. DAC outputs reflect data held in their respective input registers.	
L	L	L	Н	Loads all 12 bits into selected input register.	
L	Н	L	L	Loads LS byte into selected input register. Transfers data from input registers into DAC registers. DAC outputs reflect data held in their respective input registers.	
Н	Н	L	L	Transfers data from input registers into DAC registers. DAC outputs reflect data held in their respective input registers.	
H	H	L	Н	No operation	




Figure 3. Write-Cycle Timing

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

MAX526/MAX527

Calibrated Quad 12-Bit Voltage-Output D/A Converters

the lower 8 bits of the input register on the rising edge of CSLSB. and the upper 4 bits will be latched on the rising edge of CSMSB.

Data is transferred from all input registers to the DAC registers by pulling LDAC low. This simultaneously updates all four DACs. Since LDAC is asynchronous with respect to WR, be sure that incorrect data is not latched to the output. Table 2 shows the truth table for operation of WR, LDAC, CSLSB, and CSMSB. Figure 3 shows the MAX526/MAX527write-cycle timing.

Application Information Ground Management

Digital or AC transient signals between AGND and DGND can create noise at the analog outputs. It is recommended that AGND and DGND be tied together at the DAC and that this point be tied to the highest quality ground available. If separate ground buses are used, two clamp diodes (1N914 or equivalent) should be connected in inverse parallel between AGND and DGND. This will ensure that the two ground pins always remain within one diode drop of each other.

Careful PCB ground layout minimizes crosstalk between DAC outputs, reference inputs, and digital inputs. Figure 4 shows a suggested circuit-board layout for minimizing crosstalk.

Unipolar Output

In unipolar operation, the output voltages and the reference inputs are the same polarity. Figure 5 shows the MAX526/MAX527 unipolar output circuit. The unipolar output codes are listed in Table 3.

Table 3. Unipolar Code Table

DAC	CONTE	NTS	ANALOG OUTPUT
MSB		LSB	
1111	1111	1111	+VREF $\left(\frac{4095}{4096}\right)$
1000	0000	0001	+VREF (2049)
1000	0000	0000	$+VREF\left(\frac{2048}{4096}\right) = \frac{+VREF}{2}$
0111	1111	1111	+VREF (2047)
0000	0000	0001	+VREF (1)
0000	0000	0000	ov ′




Figure 4. Suggested PCB Layout for Minimizing Crosstalk




Figure 5. Unipotar Output Circuit

Bipolar Output

The MAX526/MAX527 outputs may be configured for bipolar output operation using Figure 6's circuit. One op amp and two resistors are required per channel. With R1 = R2:

$$VOUT = VREF ((2NB / 4096) - 1)$$

where NB is the numeric value of the DAC's binary input code.

Table 4 shows the digital code vs. output voltage for the circuit in Figure 6.

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

Using an AC Reference

In applications where VREF has AC signal components, the MAX526/MAX527 have multiplying capability within the VREF input range specifications. Figure 7 shows a technique for applying a sine wave signal to the reference input where the AC signal is offset before being applied to VREF. Note that VREF must never be more negative than DGND.

Total harmonic distortion plus noise (THD + N) of the MAX526 is typically less than 0.012% with input frequencies up to 35kHz for 5V_{D-P} swing, up to 50kHz for 2V swing. The typical -3dB frequency is 700kHz, as shown in the *Typical Operating Characteristics* graphs.

For the MAX527, THD + N is typically less than 0.024% with input frequencies up to 100kHz, a signal amplitude of 850mV, and a load of 5k Ω in parallel with 100pF. With a 2k Ω load in parallel with 100pF, the MAX527's THD is below 0.024% for input frequencies up to 95kHz.

Table 4. Bipolar Code Table

DAC	CONTE	NTS	ANALOG OUTPUT
MSB		LSB	
111	1111	1111	+VREF $\left(\frac{2047}{2048}\right)$
000	0000	0001	$+VREF\left(\frac{1}{2048}\right)$
000	0000	0000	ov
111	1111	1111	-VREF $\left(\frac{1}{2048}\right)$
000	0000	0001	$-VREF\left(\frac{2047}{2048}\right)$
000	0000	0000	$-VREF\left(\frac{2048}{2048}\right) = -VREF$

NOTE: $1LSB = (VREF) \left(\frac{1}{4096} \right)$




Figure 6. Bipolar Output Circuit

Offsetting AGND

AGND can be biased above DGND to provide an arbitrary nonzero output voltage for a "0" input code. This application is shown in Figure 8. The output voltage at VOUTA is:

where N_B is the numeric value of the DAC's binary input code. Since AGND is common to all four DACs, all outputs will be offset by V_{BIAS} in the same manner. Note that AGND should not be biased more negative than DGND




Figure 7. AC Reference Input Circuit

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

Supply Voltage and Decoupling

For full MAX526 performance, Vpp should be 4V higher than VREF in the 10.8V to 16.5V range. When using the MAX527, Vpp should be at least 2.2V higher than VREF in the 4.75V to 5.5V range. Both Vpp and Vss supplies should be bypassed with a 4.7 μ F capacitor in parallel with a 0.1 μ F capacitor to AGND, with short lead lengths as close to the supply pins as possible.




Figure 8. AGND Bias Circuit

Power-Supply Sequencing

On power-up, Vss should come up first, VDD next, fol towed by VREFAB or VREFCD. If supply sequencing is not possible, tie an external Schottky diode between Vss and AGND as shown in Figure 9.




Figure 9. When Vss and V_{DD} cannot be sequenced, lie a Schottky diode between V_{SS} and AGND

_Ordering Information (continued)

PART	TEMP. RANGE	PIN PACKAGE	INL (LSBs)
MAX527CCNG	0°C to +70°C	24 Narrow Plastic DIP	±1/2
MAX527DCNG	0°C to +70°C	24 Narrow Plastic DIP	±1
MAX527CCWG	0°C to +70°C	24 Wide SO	± 1/2
MAX527DCWG	0°C to +70°C	24Wde SO	±1
MAX527DC/D	0°C to +70°C	Dice*	±1
MAX527CENG	-40°C to +85°C	24 Narrow Plastic DIP	± 1/2
MAX527DENG	-40°C to +85°C	24 Narrow Plestic DIP	±1
MAX527CEWG	-40°C to +85°C	24 Wide SO	± 1/2
MAX527DEWG	-40°C to +85°C	24 Wide SO	±1
MAX527CMYG	55°C to +125°C	24 Nanow Ceramic SB**	±1/2
MAX527DMYG	-55°C to +125°C	24 Narrow Ceramic SB**	±1

Contact factory for dice specifications.

Chip Topography

AGND VREFAB DGND LDAC ACAD

MAX526/MAX527

SUBSTRATE CONNECTS TO Voo. TRANS STOR COUNT: 2720.

(3.531 (



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

[&]quot;Contact factory for availability and processing to MIL STD-883.