# 3.3 V/5 V ECL Quad 4-Input OR/NOR

### MC100EP101

#### **Description**

The MC100EP101 is a Quad 4-input OR/NOR gate. The device is functionally equivalent to the E101. With AC performance faster than the E101 device, the EP101 is ideal for applications requiring the fastest AC performance available.

The 100 Series contains temperature compensation.

#### **Features**

- 250 ps Typical Propagation Delay
- Maximum Frequency > 3 GHz Typical
- PECL Mode Operating Range: V<sub>CC</sub> = 3.0 V to 5.5 V with V<sub>EF</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -3.0 V to -5.5 V
- Open Input Default State
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




#### ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAMS\*




LQFP-32 FA SUFFIX CASE 561AB





QFN32 MN SUFFIX CASE 488AM



A = Assembly Location

WL = Wafer Lot
YY = Year
WW = Work Week
G or ■ = Pb-Free Package


(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note <u>AND8002/D</u>.

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC100EP101FAG	LQFP-32 (Pb-Free)	250 Units / Tray
MC100EP101MNG	QFN-32 (Pb-Free)	74 Units / Tube

1



Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 2. 32-Lead QFN Pinout (Top View)

Figure 1. 32-Lead LQFP Pinout (Top View)

**Table 1. PIN DESCRIPTION** 

PIN	FUNCTION
D0a*-D3d*	ECL Data Inputs
Q0-Q3, <del>Q0-Q3</del>	ECL Data Outputs
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
NC	No Connect
EP for QFN-32, only	The Exposed Pad (EP) on the QFN-32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heatsinking conduit. The pad is electrically connected to VEE.

<sup>\*</sup> Pins will default LOW when left open.

**Table 2. TRUTH TABLE** 

Dna	Dnb	Dnc	Dnd	Qn	Qn
L H X X X	H X X H X T	H X X H	L X X H H	IIIII	H




Figure 3. Logic Diagram

**Table 3. ATTRIBUTES** 

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	N/A
ESD Protection Human Body Model Machine Model Charged Device Model	> 4 kV > 100 V > 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Pb-Free Pkg
LQFP-32 QFN-32	Level 2 Level 1
Flammability Rating Oxygen Index: 28 to 34	UL-94 V-0 @ 0.125 in
Transistor Count	173 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	•

<sup>1.</sup> For additional information, see Application Note AND8003/D.

#### **Table 4. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{aligned} &V_I \leq V_{CC} \\ &V_I \leq V_{EE} \end{aligned}$	6 -6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			±0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θЈΑ	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	32 LQFP 32 LQFP	80 55	°C/W
θЈС	Thermal Resistance (Junction-to-Case)	Standard	32 LQFP	12 to 17	°C/W
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W
θJC	Thermal Resistance (Junction-to-Case)	2S2P	QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder (Pb-Free)			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. 100EP DC CHARACTERISTICS, PECL  $V_{CC}$  = 3.3 V,  $V_{EE}$  = 0 V (Note 2)

			-40°C 25°C			85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	40	55	75	40	58	75	45	60	85	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
$V_{IH}$	Input HIGH Voltage (Single-Ended)	2075		2420	2075		2420	2075		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1355		1675	1355		1675	1355		1675	mV
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	-150			-150			-150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 2. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.3 V to -2.2 V.
- 3. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.

Table 6. 100EP DC CHARACTERISTICS, PECL  $V_{CC}$  = 5.0 V,  $V_{EE}$  = 0 V (Note 4)

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	40	58	75	40	61	75	45	64	85	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 5)	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV
V <sub>OL</sub>	Output LOW Voltage (Note5)	3055	3180	3305	3055	3180	3305	3055	3180	3305	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	3775		4120	3775		4120	3775		4120	mV
$V_{IL}$	Input LOW Voltage (Single-Ended)	3055		3375	3055		3375	3055		3375	mV
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	-150			-150			-150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 4. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +2.0 V to -0.5 V.
- 5. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.

Table 7. 100EP DC CHARACTERISTICS, NECL  $V_{CC}$  = 0 V,  $V_{EE}$  = -5.5 V to -3.0 V (Note 6)

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current $V_{CC} = -3.3V$ $V_{CC} = -5.0 V$	40 40	55 58	75 75	40 40	58 61	75 75	45 45	60 64	85 85	mA
I <sub>EE</sub>	Power Supply Current	50	63	80	55	67	85	60	70	88	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 7)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 7)	-1945	-1820	-1695	-1945	-1820	-1695	-1945	-1820	-1695	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1945		-1625	-1945		-1625	-1945		-1625	mV
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	-150			-150			-150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 6. Input and output parameters vary 1:1 with  $V_{CC}$ .
- 7. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.

Table 8. AC CHARACTERISTICS  $V_{CC}$  = 0 V;  $V_{EE}$  = -3.0 V to -5.5 V or  $V_{CC}$  = 3.0 V to 5.5 V;  $V_{EE}$  = 0 V (Note 8)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (See Figure 4. F <sub>max</sub> /JITTER)		> 3			> 3			> 3		GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay D to Q, Q 10 100	125 180	225 280	325 380	150 200	250 300	370 400	170 250	300 320	420 450	ps
t <sub>SKEW</sub>	Within Device Skew Q, Q Device to Device Skew (Note 9)		15	50 200		20	50 200		20	50 200	ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter (See Figure 4. F <sub>max</sub> /JITTER)		0.2	< 1		0.2	< 1		0.2	< 1	ps
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q, Q (20% – 80%)	100	150	200	120	170	220	150	190	250	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 8. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- 9. Skew is measured between outputs under identical transitions.




Figure 4. F<sub>max</sub>/Jitter




Figure 5. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

#### **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices


AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices


ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.







#### **RECOMMENDED** SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


## QFN32 5x5, 0.5P

**DATE 23 OCT 2013** 

- 1. DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

	MILLIM	ETERS
DIM	MIN	MAX
Α	0.80	1.00
A1		0.05
А3	0.20	REF
b	0.18	0.30
D	5.00	BSC
D2	2.95	3.25
E	5.00	BSC
E2	2.95	3.25
е	0.50	BSC
K	0.20	
L	0.30	0.50
L1		0.15

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code

= Assembly Location WL

= Wafer Lot VV = Year WW = Work Week = Pb-Free Package

(Note: Microdot may be in either loca-

tion)
\*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot " ■", may or may not be present.


DOCUMENT NUMBER:	98AON20032D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (		
DESCRIPTION:	QFN32 5x5 0.5P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



LQFP-32, 7x7 CASE 561AB ISSUE O

**DATE 19 JUN 2008** 



ALL DIMENSIONS IN MM

DOCUMENT NUMBER:	98AON30893E	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLET	
DESCRIPTION:	32 LEAD LQFP, 7X7		PAGE 1 OF 1

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales