

3.3 V Triple LVPECL Input to -3.3 V to -5.0 V ECL Output Translator

MC100LVEL91

Description

The MC100LVEL91 is a triple LVPECL input to ECL output translator. The device receives low voltage differential PECL signals, determined by the V_{CC} supply level, and translates them to differential -3.3 V to -5.0 V ECL output signals.


To accomplish the level translation the LVEL91 requires three power rails. The V_{CC} supply should be connected to the positive supply, and the V_{EE} pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both V_{EE} and V_{CC} should be bypassed to ground via 0.01 μ F capacitors.

Under open input conditions, the \bar{D} input will be biased at $V_{CC}/2$ and the D input will be pulled to GND. This condition will force the Q output to a low, ensuring stability.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.


Features

- 620 ps Typical Propagation Delay
- The 100 Series Contains Temperature Compensation
- Operating Range: $V_{CC} = 3.8$ V to 3.0 V;
 $V_{EE} = -3.0$ V to -5.5 V; GND = 0 V
- Q Output will Default LOW with Inputs Open or at GND
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



SOIC-20 WB
DW SUFFIX
CASE 751D

MARKING DIAGRAM*



| | |
|----|---------------------|
| A | = Assembly Location |
| WL | = Wafer Lot |
| YY | = Year |
| WW | = Work Week |
| G | = Pb-Free Package |

*For additional marking information, refer to Application Note [AND8002/D](#).

ORDERING INFORMATION

| Device | Package | Shipping† |
|----------------|-------------------------|---------------|
| MC100LVEL91DWG | SOIC-20 WB (Pb-Free) | 38 Units/Tube |

DISCONTINUED (Note 1)

| | | |
|------------------|-------------------------|---------------------|
| MC100LVEL91DWR2G | SOIC-20 WB (Pb-Free) | 1000/Tape & Reel |
|------------------|-------------------------|---------------------|

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

1. **DISCONTINUED:** This device is not recommended for new design. Please contact your onsemi representative for information. The most current information on this device may be available on www.onsemi.com.

MC100LVEL91




Figure 1. SO-20 Pinout (Top View) and Logic Diagram

* All V_{CC} pins are tied together on the die.

Warning: All V_{CC}, V_{EE}, and GND pins must be externally connected to Power Supply to guarantee proper operation.

Table 1. PIN DESCRIPTION

| Pin | Function |
|---------------------------------|-------------------------------|
| D _n , D _n | PECL/LVPECL Inputs |
| Q _n , Q _n | ECL Outputs |
| PECL V _{BB} | PECL Reference Voltage Output |
| V _{CC} | Positive Supply |
| V _{EE} | Negative Supply |
| GND | Ground |

Table 2. ATTRIBUTES

| Characteristics | Value |
|---|-----------------------------|
| Internal Input Pulldown Resistor | 75 kΩ |
| Internal Input Pullup Resistor | 75 kΩ |
| ESD Protection Human Body Model Machine Model Charged Device Model | > 2 kV > 100 V > 2 kV |
| Moisture Sensitivity, (Note 2): Pb-Free | Level 3 |
| Flammability Rating Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | 282 Devices |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | |

2. For additional information, see Application Note [AND8003/D](#).

MC100LVEL91

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|---------------|--|--------------------|-------------------|-------------|------|
| V_{CC} | PECL Power Supply | GND = 0 V | | 3.8 | V |
| V_{EE} | NECL Power Supply | GND = 0 V | | -6.0 | V |
| V_I | PECL Input Voltage | GND = 0 V | $V_I \leq V_{CC}$ | 3.8 | V |
| I_{out} | Output Current | Continuous Surge | | 50 100 | mA |
| I_{BB} | PECL V_{BB} Sink/Source | | | ± 0.5 | mA |
| T_A | Operating Temperature Range | | | -40 to +85 | °C |
| T_{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | SOIC-20 WB | 90 60 | °C/W |
| θ_{JC} | Thermal Resistance (Junction-to-Case) | Standard Board | SOIC-20 WB | 30 to 35 | °C/W |
| T_{sol} | Wave Solder (Pb-Free) | | | 265 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. LVPECL INPUT DC CHARACTERISTICS ($V_{CC} = 3.3$ V; $V_{EE} = -3.3$ V to -5.0 V; GND = 0 V (Note 3))

| Symbol | Characteristic | -40°C | | | 25°C | | | 85°C | | | Unit |
|-----------------|---|-------------|-----|------------|-------------|-----|------------|-------------|-----|------------|------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| I_{CC} | V_{CC} Power Supply Current | | | 11 | | 6 | 11 | | | 11 | mA |
| V_{IH} | Input HIGH Voltage (Single-Ended) | 2135 | | 2420 | 2135 | | 2420 | 2135 | | 2420 | mV |
| V_{IL} | Input LOW Voltage (Single-Ended) | 1490 | | 1825 | 1490 | | 1825 | 1490 | | 1825 | mV |
| LVPECL V_{BB} | Output Voltage Reference | 1.92 | | 2.04 | 1.92 | | 2.04 | 1.92 | | 2.04 | V |
| V_{IHCMR} | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4) $V_{PP} < 500$ mV $V_{PP} \geq 500$ mV | 1.0 1.2 | | 2.9 2.9 | 0.9 1.1 | | 2.9 2.9 | 0.9 1.1 | | 2.9 2.9 | V |
| I_{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μA |
| I_{IL} | Input LOW Current D D | 0.5 -600 | | | 0.5 -600 | | | 0.5 -600 | | | μA |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

3. Input parameters vary 1:1 with V_{CC} . V_{CC} can vary +0.5 / -0.3 V.

4. V_{IHCMR} min varies 1:1 with GND. V_{IHCMR} max varies 1:1 with V_{CC} .

Table 5. NECL OUTPUT DC CHARACTERISTICS ($V_{CC} = 3.3$ V; $V_{EE} = -3.3$ V to -5.0 V; GND = 0 V (Note 5))

| Symbol | Characteristic | -40°C | | | 25°C | | | 85°C | | | Unit |
|----------|-------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| I_{EE} | V_{EE} Power Supply Current | | | 27 | | 21 | 27 | | | 29 | mA |
| V_{OH} | Output HIGH Voltage (Note 6) | -1085 | -1005 | -880 | -1025 | -955 | -880 | -1025 | -955 | -880 | mV |
| V_{OL} | Output LOW Voltage (Note 6) | -1830 | -1695 | -1555 | -1810 | -1705 | -1620 | -1810 | -1705 | -1620 | mV |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

5. Output parameters vary 1:1 with GND. V_{CC} can vary +0.3 V / -0.5 V.

6. All loading with 50 Ω resistor to GND - 2.0 V.

MC100LVEL91

Table 6. AC CHARACTERISTICS ($V_{CC} = 3.3\text{ V}$; $V_{EE} = -3.0\text{ V}$ to -5.5 V ; $GND = 0\text{ V}$ (Note 7))

| Symbol | Characteristic | -40°C | | | 25°C | | | 85°C | | | Unit |
|------------------------|---|------------|------------|------------|------------|------------|------------|------------|------------|------------|------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| f_{\max} | Maximum Toggle Frequency | | 600 | | | 600 | | | 600 | | MHz |
| T_{PLH} t_{PHL} | Propagation Delay Differential Configuration D to Q Select-Ended | 490 440 | 590 590 | 690 740 | 520 470 | 620 620 | 720 770 | 560 510 | 660 660 | 760 810 | ps |
| t_{SKEW} | Skew Output-to-Output (Note 8) Part-to-Part (Differential Configuration) (Note 8) Duty Cycle (Differential Configuration) (Note 9) | | 40 25 | 100 200 | | 40 25 | 100 200 | | 40 25 | 100 200 | ps |
| V_{PP} | Input Swing (Note 10) | 200 | | 1000 | 200 | | 1000 | 200 | | 1000 | mV |
| t_r t_f | Output Rise/Fall Times Q (20% – 80%) | 320 | 400 | 580 | 320 | 400 | 580 | 320 | 400 | 580 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

7. V_{CC} can vary $+0.5\text{ V}$ / -0.3 V .

8. Skews are valid across specified voltage range, part-to-part skew is for a given temperature.

9. Duty cycle skew is the difference between a T_{PLH} and T_{PHL} propagation delay through a device.

10. $V_{pp}(\min)$ is the minimum input swing for which AC parameters are guaranteed. The device has a DC gain of ≈ 40 .




Figure 2. Typical Termination for Output Driver and Device Evaluation
(See Application Note [AND8020/D](#) – Termination of ECL Logic Devices.)

MC100LVEL91

Resource Reference of Application Notes

| | | |
|----------------------------------|---|--------------------------------------|
| <u>AN1405/D</u> | – | ECL Clock Distribution Techniques |
| <u>AN1406/D</u> | – | Designing with PECL (ECL at +5.0 V) |
| <u>AN1503/D</u> | – | ECLinPS™ I/O SPiCE Modeling Kit |
| <u>AN1504/D</u> | – | Metastability and the ECLinPS Family |
| <u>AN1568/D</u> | – | Interfacing Between LVDS and ECL |
| <u>AN1672/D</u> | – | The ECL Translator Guide |
| <u>AND8001/D</u> | – | Odd Number Counters Design |
| <u>AND8002/D</u> | – | Marking and Date Codes |
| <u>AND8020/D</u> | – | Termination of ECL Logic Devices |
| <u>AND8066/D</u> | – | Interfacing with ECLinPS |
| <u>AND8090/D</u> | – | AC Characteristics of ECL Devices |


ECLinPS is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



SCALE 1:1

SOIC-20 WB
CASE 751D-05
ISSUE H

DATE 22 APR 2015




NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS | |
|-------|-------------|-------|
| | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| b | 0.35 | 0.49 |
| c | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| e | 1.27 BSC | |
| H | 10.05 | 10.55 |
| h | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| theta | 0° | 7° |


GENERIC
MARKING DIAGRAM*



XXXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED
SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| | | |
|------------------|-------------|---|
| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | SOIC-20 WB | PAGE 1 OF 1 |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales