

# Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies

# **High-Performance Silicon-Gate CMOS**

# MC74HC4316A

The MC74HC4316A utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power–supply range (from  $V_{CC}$  to  $V_{EE}$ ).

The HC4316A is similar in function to the metal–gate CMOS MC14016 and MC14066, and to the High–Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances ( $R_{\rm ON}$ ) are much more linear over input voltage than  $R_{\rm ON}$  of metal–gate CMOS analog switches. Logic–level translators are provided so that the On/Off Control and Enable logic–level voltages need only be  $V_{\rm CC}$  and  $V_{\rm CC}$  and  $V_{\rm CC}$  when the Enable pin (active–low) is high, all four analog switches are turned off.


### **Features**

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power–Supply Voltage Range  $(V_{CC} V_{EE}) = 2.0$  to 12.0 V
- Digital (Control) Power–Supply Voltage Range (V<sub>CC</sub> – GND) = 2.0 V to 6.0 V, Independent of V<sub>EE</sub>
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable\*
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant




SOIC-16 D SUFFIX CASE 751B

### **PIN ASSIGNMENT**



#### MARKING DIAGRAM



A = Assembly Location

 $\begin{array}{lll} \text{WL, L} &=& \text{Wafer Lot} \\ \text{YY, Y} &=& \text{Year} \\ \text{WW, W} &=& \text{Work Week} \\ \text{G} &=& \text{Pb-Free Package} \\ \end{array}$ 

### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
MC74HC4316ADR2G	SOIC-16 (Pb-Free)	2500/ Tape&Reel

### **DISCONTINUED** (Note 1)

NLV74HC4316ADR2G*	SOIC-16	2500/
	(Pb-Free)	Tape&Reel

- †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
- DISCONTINUED: This device is not recommended for new design. Please contact your onsemi representative for information. The most current information on this device may be available on <a href="https://www.onsemi.com">www.onsemi.com</a>.

## **FUNCTION TABLE**

Inp	Inputs		
Enable	On/Off Control	State of Analog Switch	
L L H	H L X	On Off Off	

X = Don't Care.




Figure 1. Logic Diagram




Figure 2. On Resistance Test Set-Up

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Ref. to GND) (Ref. to $V_{\text{EE}}$ )	-0.5 to +7.0 -0.5 to +14.0	V
V <sub>EE</sub>	Negative DC Supply Voltage (Ref. to GND)	-7.0 to +0.5	V
V <sub>IS</sub>	Analog Input Voltage	$V_{EE} - 0.5$ to $V_{CC} + 0.5$	V
V <sub>in</sub>	DC Input Voltage (Ref. to GND)	$-0.5$ to $V_{CC} + 0.5$	V
I	DC Current Into or Out of Any Pin	±25	mA
P <sub>D</sub>	Power Dissipation in Still Air SOIC Package*	500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

\*Derating - SOIC Package: -7 mW/°C from 65° to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\rm CC}$ ). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Ref. to GND)		2.0	6.0	V
V <sub>EE</sub>	Negative DC Supply Voltage (Ref. to GND)	Negative DC Supply Voltage (Ref. to GND)		GND	V
V <sub>IS</sub>	Analog Input Voltage		V <sub>EE</sub>	V <sub>CC</sub>	V
V <sub>in</sub>	Digital Input Voltage (Ref. to GND)		GND	V <sub>CC</sub>	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch		-	1.2	V
T <sub>A</sub>	Operating Temperature, All Package Types		<b>-</b> 55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	(Control or Enable Inputs) (Figure 10)	/ <sub>CC</sub> = 2.0 V / <sub>CC</sub> = 3.0 V / <sub>CC</sub> = 4.5 V / <sub>CC</sub> = 6.0 V	0 0 0	1000 600 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VEE = GND Except Where Noted

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	–55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Voltage, Control or Enable Inputs	R <sub>on</sub> = Per Spec	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	٧
V <sub>IL</sub>	Maximum Low–Level Voltage, Control or Enable Inputs	R <sub>on</sub> = Per Spec	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
I <sub>in</sub>	Maximum Input Leakage Current, Control or Enable Inputs	$V_{in} = V_{CC}$ or GND $V_{EE} = -6.0 \text{ V}$	6.0	±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$\label{eq:Vin} \begin{split} V_{\text{in}} = V_{\text{CC}} \text{ or GND} \\ V_{\text{IO}} = 0 \text{ V} & V_{\text{EE}} = \text{GND} \\ V_{\text{EE}} = -6.0 \end{split}$	6.0 6.0	2 4	20 40	40 160	μΑ

<sup>\*</sup>For voltage drops across the switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

## DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to V<sub>EE</sub>)

					Gua	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	V <sub>EE</sub>	–55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ to } V_{EE} \\ &I_{S} \leq 2.0 \text{ mA (Figure 2)} \end{aligned}$	2.0* 4 5 4.5 6.0	0.0 0.0 -4.5 -6.0	- 160 90 90	- 200 110 110	- 240 130 130	Ω
		$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ or $V_{\text{EE}}$ (Endpoints) $I_{\text{S}} \le 2.0$ mA (Figure 2)	2.0 4.5 4.5 6.0	0.0 0.0 -4.5 -6.0	- 90 70 70	- 115 90 90	- 140 105 105	
$\Delta R_{on}$	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = 1/2 \; (V_{CC} - V_{EE}) \\ &I_{S} \leq 2.0 \; \text{mA} \end{aligned}$	2.0 4.5 4.5 6.0	0.0 0.0 -4.5 -6.0	- 20 15 15	- 25 20 20	- 30 25 25	Ω
l <sub>off</sub>	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL}$ $V_{IO} = V_{CC}$ or $V_{EE}$ Switch Off (Figure 3)	6.0	-6.0	0.1	0.5	1.0	μΑ
I <sub>on</sub>	Maximum On-Channel Leakage Current, Any One Channel	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or $V_{EE}$ (Figure 4)	6.0	-6.0	0.1	0.5	1.0	μΑ

<sup>\*</sup>At supply voltage (V<sub>CC</sub> – V<sub>EE</sub>) approaching 2.0 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

# $\textbf{AC ELECTRICAL CHARACTERISTICS} \ (C_L = 50 \ \text{pF, Control or Enable} \ t_r = t_f = 6 \ \text{ns, V}_{EE} = \text{GND})$

			Gu	Guaranteed Limit		
Symbol	Parameter	V <sub>CC</sub>	–55 to 25°C	≤ <b>85</b> ° <b>C</b>	≤ 125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 4.5 6.0	40 6 5	50 8 7	60 9 8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	130 40 30	160 50 40	200 60 50	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	140 40 30	175 50 40	250 60 50	ns
С	Maximum Capacitance ON/OFF Control and Enable Inputs	-	10	10	10	pF
	Control Input = GND Analog I/O Feedthrough		35 1.0	35 1.0	35 1.0	

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
Cpp	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	рF

<sup>\*</sup>Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

# **ADDITIONAL APPLICATION CHARACTERISTICS** (GND = 0 V)

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	V <sub>EE</sub> V	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$f_{in}$ = 1 MHz Sine Wave Adjust $f_{in}$ Voltage to Obtain 0 dBm at V <sub>OS</sub> Increase $f_{in}$ Frequency Until dB Meter Reads –3 dB $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	150 160 160	MHz
-	Off-Channel Feedthrough Isolation (Figure 6)	$ \begin{aligned} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_L = 600 \ \Omega, \text{ C}_L = 50 \text{ pF} \end{aligned} $	2.25 4.50 6.00	-2.25 -4.50 -6.00	-50 -50 -50	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	-40 -40 -40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \leq$ 1 MHz Square Wave ( $t_r = t_f = 6$ ns) Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0 A R <sub>L</sub> = 600 $\Omega$ , C <sub>L</sub> = 50 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	30 65 100	$mV_{PP}$
		$R_L = 10 \text{ k}\Omega$ , $C_L = 10 \text{ pF}$	2.25 4.50 6.00	-2.25 -4.50 -6.00	60 130 200	
_	Crosstalk Between Any Two Switches (Figure 12)	$ \begin{aligned} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \end{aligned} $	2.25 4.50 6.00	-2.25 -4.50 -6.00	-70 -70 -70	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	-80 -80 -80	
THD	Total Harmonic Distortion (Figure 14)	$\begin{array}{l} f_{in}=1\text{ kHz, }R_L=10\text{ k}\Omega,C_L=50\text{ pF}\\ \text{THD}=\text{THD}_{Measured}-\text{THD}_{Source}\\ \text{$V_{IS}=4.0\text{ V}_{PP}$ sine wave}\\ \text{$V_{IS}=8.0\text{ V}_{PP}$ sine wave}\\ \text{$V_{IS}=11.0\text{ V}_{PP}$ sine wave} \end{array}$	2.25 4.50 6.00	-2.25 -4.50 -6.00	0.10 0.06 0.04	%

<sup>\*</sup>Limits not tested. Determined by design and verified by qualification.




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




<sup>\*</sup>Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth Test Set-Up



\*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



Test Set-Up

Figure 7. Feedthrough Noise, Control to Analog Out,






Figure 8. Propagation Delays, Analog In to Analog Out



\*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



\*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



\*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)



\*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up

### **APPLICATIONS INFORMATION**




Figure 15. Plot, Harmonic Distortion

The Enable and Control pins should be at  $V_{CC}$  or GND logic levels,  $V_{CC}$  being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to  $V_{CC}$  or  $V_{EE}$  through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In the example below, the difference between  $V_{CC}$  and  $V_{EE}$  is 12 V.

Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn–on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MOSORBs (MOSORB® is an acronym for high current surge protectors). MOSORBs are fast turn–on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 16.




Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. Switching a 0-to-12 V Signal Using a Single Power Supply (GND ≠ 0 V)




Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier

MOSORB is a registered trademark of Semiconductor Components Industries, LLC (SCILLC).







### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


**DATE 18 OCT 2024** 

#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS					
DIM	MIN	NOM	MAX		
А	1.35	1.55	1.75		
A1	0.10	0.18	0.25		
A2	1.25	1.37	1.50		
b	0.35	0.42	0.49		
С	0.19	0.22	0.25		
D		9.90 BSC			
E		6.00 BSC			
E1		3.90 BSC			
е		1.27 BSC			
h	0.25		0.50		
L	0.40	0.83	1.25		
L1		1.05 REF			
Θ	0.		7*		
TOLERAN	CE OF FC	RM AND	POSITION		
aaa		0.10			
bbb	0.20				
ccc	0.10				
ddd		0.25	·		
eee		0.10			



#### RECOMMENDED MOUNTING FOOTPRINT

\*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2		


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

## **SOIC-16 9.90x3.90x1.37 1.27P** CASE 751B

ISSUE M

**DATE 18 OCT 2024** 

# GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code

A = Assembly Location
WL = Wafer Lot

Y = Year
WW = Work Week
G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	,	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.	,	4.	CATHODE	4.			
5.	DRAIN, #3	5.		5.	COMMON DRAIN (OUTPUT)		
6.	DRAIN, #3	6.		6.	COMMON DRAIN (OUTPUT)		
7.	DRAIN, #4		CATHODE	7.	COMMON DRAIN (OUTPUT)		
8.	DRAIN, #4		CATHODE	8.	SOURCE P-CH		
	GATE, #4		ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4		ANODE	10.			
11.	GATE, #3		ANODE	11.			
12	SOURCE, #3	12	ANODE	12.			
			-				
13.	GATE, #2	13.	ANODE	13.			
13. 14.	GATE, #2 SOURCE, #2	13. 14.	ANODE	14.	COMMON DRAIN (OUTPUT)		
13. 14. 15.	GATE, #2 SOURCE, #2 GATE, #1	13. 14. 15.	ANODE ANODE	14. 15.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
13. 14.	GATE, #2 SOURCE, #2	13. 14.	ANODE	14.	COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	PAGE 2 OF 2				

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales