

Quad Analog Switch/ Multiplexer/Demultiplexer with LSTTL Compatible Inputs

High-Performance Silicon-Gate CMOS

MC74HCT4066A

The MC74HCT4066A utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power-supply range (from V_{CC} to GND).

The HCT4066A is identical in pinout to the metal–gate CMOS MC14016 and MC14066. Each device has four independent switches. The device has been designed so the ON resistances (R_{ON}) are more linear over input voltage than R_{ON} of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard CMOS and LSTTL outputs. For analog switches with voltage–level translators, see the HC4316A.

Features

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power-Supply Voltage Range (V_{CC} GND) = 4.5 to 5.5 V
- Analog Input Voltage Range $(V_{CC} GND) = 0$ to 5.5 V
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066

1

- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates
- These are Pb-Free Devices






CASE 948G

SOIC-14 D SUFFIX CASE 751A

MARKING DIAGRAM





A = Assembly Location

L, WL = Wafer Lot Y, YY = Year

W, WW = Work Week
G or • = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

NOTE: Some of the device on this data sheet have been **DISCONTINUED**. Please refer to the table on page 2




Figure 1. Pin Assignment

FUNCTION TABLE

On/Off Control Input	State of Analog Switch
L	Off
Н	On




Figure 2. Logic Diagram

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HCT4066ADG	SOIC-14 (Pb-Free)	55 Units / Rail

DISCONTINUED (Note 1)

Device	Package	Shipping [†]
MC74HCT4066ADR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74HCT4066ADTR2G	TSSOP-14*	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{1.} **DISCONTINUED:** This device is not recommended for new design. Please contact your **onsemi** representative for information. The most current information on this device may be available on www.onsemi.com.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

MAXIMUM RATINGS

Symbol	Parameter	Parameter		
V _{CC}	Positive DC Supply Voltage (Referen	-0.5 to +14.0	V	
V _{IS}	Analog Input Voltage (Referenced to	-0.5 to V _{CC} + 0.5	V	
V _{in}	Digital Input Voltage (Referenced to	-0.5 to V _{CC} + 0.5	V	
I	DC Current Into or Out of Any Pin		±25	mA
P _D	Power Dissipation in Still Air,	SOIC Package† SSOP Package†	500 450	mW
T _{stg}	Storage Temperature		-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating - SOIC Package: - 7 mW/°C from 65°C to 125°C TSSOP Package: - 6.1 mW/°C from 65°C to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)		4.5	5.5	V
V _{IS}	Analog Input Voltage (Referenced to GND)		GND	V _{CC}	V
V _{in}	Digital Input Voltage (Referenced to GND)		GND	V _{CC}	V
V _{IO} *	Static or Dynamic Voltage Across Switch		-	1.2	V
T _A	Operating Temperature, All Package Types		-55	+125	°C
t _r , t _f	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10)	V _{CC} = 4.5 V	0	500	ns

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

				Guaranteed Limit		mit	
Symbol	Parameter	Test Conditions	V _{CC} V	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
V_{IH}	Minimum High-Level Voltage ON/OFF Control Inputs	R _{on} = Per Spec	4.5 to 5.5	2.0	2.0	2.0	V
V _{IL}	Maximum Low-Level Voltage ON/OFF Control Inputs	R _{on} = Per Spec	4.5 to 5.5	0.8	0.8	0.8	V
l _{in}	Maximum Input Leakage Current ON/OFF Control Inputs	V _{in} = V _{CC} or GND	5.5	±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND V _{IO} = 0 V	5.5	2	20	40	μΑ
ΔI_{CC}	Additional Quiescent Supply Current (per Input)	V _{in} = V _{CC} - 2.1 V Other control inputs at V _{CC} or GND	4.5 to 5.5	360	450	490	μΑ

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V _{CC} V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to GND $I_{\text{S}} \le 2.0$ mA (Figures 3, 4)	4.5	120	160	200	Ω
		$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ or GND} \\ &(\text{Endpoints}) \\ &I_{S} \leq 2.0 \text{ mA (Figures 3, 4)} \end{aligned}$	4.5	70	85	120	
ΔR_{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} V_{in} &= V_{IH} \\ V_{IS} &= 1/2 \left(V_{CC} - GND \right) \\ I_{S} &\leq 2.0 \text{ mA} \end{aligned}$	4.5	20	25	30	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{in} = V _{IL} V _{IO} = V _{CC} or GND Switch Off (Figure 5)	5.5	0.1	0.5	1.0	μΑ
I _{on}	Maximum On-Channel Leakage Current, Any One Channel	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or GND (Figure 6)	5.5	0.1	0.5	1.0	μΑ

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, ON/OFF Control Inputs: t_f = t_f = 6 ns)

				Guaranteed Limit			
Symbol	Paramet	er	v _{cc} v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figures 10 and 11)		4.5	10	13	15	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 12 and 13)		4.5	30	38	45	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 12 and 13)		4.5	25	32	37	ns
С	Maximum Capacitance	ON/OFF Control Input	-	10	10	10	pF
		Control Input = GND Analog I/O Feedthrough	- -	35 1.0	35 1.0	35 1.0	


			Typical @ 25°C, V _{CC} = 5.0 V	
С	PD	Power Dissipation Capacitance (Per Switch) (Figure 15)*	15	pF

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	v _{cc} v	Limit* 25°C 54/74HCT	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 7)	$\begin{split} f_{in} &= 1 \text{ MHz Sine Wave} \\ &\text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ &\text{Increase } f_{in} \text{ Frequency Until dB Meter Reads} - 3 \text{ dB} \\ &R_L = 50 \ \Omega, \ C_L = 10 \text{ pF} \end{split}$	4.5	150	MHz
_	Off-Channel Feedthrough Isolation (Figure 8)	$\begin{split} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_L = 600 \ \Omega, \text{ C}_L = 50 \text{ pF} \end{split}$	4.5	-50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5	-40	
-	Feedthrough Noise, Control to Switch (Figure 9)	$V_{in} \le 1$ MHz Square Wave ($t_r = t_f = 6$ ns) Adjust R _L at Setup so that I _S = 0 A R _L = 600 Ω , C _L = 50 pF	4.5	60	mV_PP
	(* 19 2 - 1)	$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	4.5	30	
_	Crosstalk Between Any Two Switches	$f_{in} \equiv$ Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V_{IS}			dB
	(Figure 14)	$f_{in} = 10 \text{ kHz}, R_L = 600 \Omega, C_L = 50 \text{ pF}$ $f_{in} = 1.0 \text{ MHz}, R_L = 50 \Omega, C_L = 10 \text{ pF}$	4.5 4.5	-70 -80	
THD	Total Harmonic Distortion (Figure 16)	$f_{in} = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF}$ THD = THD _{Measured} - THD _{Source}			%
	3 - 1-7	$V_{IS} = 4.0 \text{ V}_{PP} \text{ sine wave}$	4.5	0.10	

^{*}Guaranteed limits not tested. Determined by design and verified by qualification.



V_{is}, INPUT VOLTAGE (VOLTS), REFERENCED TO GROUND

Figure 3. Typical On Resistance, $V_{CC} = 4.5 \text{ V}$




Figure 4. On Resistance Test Set-Up





Figure 5. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up


Figure 6. Maximum On Channel Leakage Current, Test Set-Up

N/C




*Includes all probe and jig capacitance.

Figure 7. Maximum On-Channel Bandwidth
Test Set-Up



*Includes all probe and jig capacitance.

Figure 8. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 9. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up






Figure 10. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 13. Propagation Delay Test Set-Up




Figure 15. Power Dissipation Capacitance
Test Set-Up






Figure 12. Propagation Delay, ON/OFF Control to Analog Out



*Includes all probe and jig capacitance.

Figure 14. Crosstalk Between Any Two Switches, Test Set-Up



*Includes all probe and jig capacitance.

Figure 16. Total Harmonic Distortion, Test Set-Up




Figure 17. Plot, Harmonic Distortion

APPLICATION INFORMATION

Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked–up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and GND. The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In the example below, the difference between V_{CC} and GND is twelve volts. Therefore, using the configuration in Figure 16, a maximum

analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MOSORB® (MOSORB is an acronym for high current surge protectors). MOSORBs are fast turn—on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 18. 5 V Application





Figure 19. Transient Suppressor Application



a. Using Pull-Up Resistors with HC Device

b. Using HCT Buffer

Figure 20. LSTTL/NMOS to HCTMOS Interface




Figure 21. 4-Input Multiplexer

Figure 22. Sample/Hold Amplifier








△ 0.10


SOIC-14 NB CASE 751A-03 ISSUE L

DATE 03 FEB 2016










- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 - ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 - DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT
 - MAXIMUM MATERIAL CONDITION.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
АЗ	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
Е	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050	BSC
Н	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
М	0 °	7°	0 °	7°

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code Α = Assembly Location


WL = Wafer Lot Υ = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

SOLDERING FOOTPRINT*

C SEATING PLANE

DIMENSIONS: MILLIMETERS



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document R- Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-14 CASE 751A-03 ISSUE L


DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





DATE 17 FEB 2016

- NOTES.

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 TERMINAL NUMBERS ARE SHOWN FOR DEEEDENIC OMITY.
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	o °	8 °	o °	a °

GENERIC MARKING DIAGRAM*



= Assembly Location

L = Wafer Lot = Year

= Work Week W

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED SOLDERING FOOTPRINT*

-	7.06
1	
	
	0.65 PITCH
↓ □	
14X 0.36 126	
0.36 - 1.26	DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales