

+5V Multiprotocol, 3Tx/3Rx, Software-Selectable Clock/Data Transceivers

General Description

The MXL1543 is a three-driver/three-receiver multiprotocol transceiver that operates from a +5V single supply. The MXL1543, along with the MXL1544/MAX3175 and the MXL1344A, form a complete software-selectable data terminal equipment (DTE) or data communication equipment (DCE) interface port that supports the V.28 (RS-232), V.10/V.11 (RS-449/V.36, EIA-530, EIA-530A, X.21), and V.35 protocols. The MXL1543 transceivers carry the high-speed clock and data signals while the MXL1544/MAX3175 carry the control signals. The MXL1543 can be terminated by the MXL1344A software-selectable resistor termination network or by discrete termination networks.

An internal charge pump and a proprietary low-dropout transmitter output stage allow V.11-, V.28-, and V.35compliant operation from a +5V single supply. A nocable mode is entered when all mode pins (M0, M1, and M2) are pulled high or left unconnected. In nocable mode, supply current decreases to 0.5µA and all transmitter and receiver outputs are disabled (high impedance). Short-circuit current limiting and thermal shutdown circuitry protect the drivers against excessive power dissipation.

_Applications

Data Networking CSU and DSU Data Routers PCI Cards Telecommunications Equipment

MXL1543, MXL1544/MAX3175, and MXL1344A Chipset Is Pin Compatible with LTC1543, LTC1544, and LTC1344A

- Supports RS-232, RS-449, EIA-530, EIA-530A, V.35, V.36, and X.21
- Software-Selectable Cable Termination Using the MXL1344A
- Complete DTE or DCE Port with MXL1544/ MAX3175, and MXL1344A
- ♦ +5V Single-Supply Operation
- 0.5µA No-Cable Mode
- TUV-Certified NET1/NET2 and TBR1/TBR2-Compliant

Ordering Information

Typical Operating Circuit

PART	TEMP. RANGE	PIN-PACKAGE
MXL1543CAI	0° to +70°C	28 SSOP

Pin Configuration appears at end of data sheet.

RXC DSR DCD DTB RXD TXC SCTE TXD LL CTS BTS MAXIM MI/IXI/M MXI 1544 MXI 1543 D4 $\mathbb{Z}^{\mathbb{R}^4}$ MAX3175 MAXIM MXL1344A w ۸Λ \sim ^^^~▲ 11 24 12 15 DSR A (109) DSR B CTS A (106) CTS B RXC A (115) RXC B RXD A (104) RXD B TXD A (103) TXD B SCTE A (113) SCTE B DTR A (DTR B DCD A (DCD B SG (102) SHIELD (101) LL A (141) RTS A (105) RTS B 공공 C A (114) C B (107) (108) DB-25 CONNECTOR

_ Maxim Integrated Products 1

Features IXL1344A 543, EIA-530A, ion Using the

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

All Voltages Referenced to GND Unless Otherwise Noted.

Supply Voltages	
V _{CC}	0.3V to +6V
V _{DD}	
V _{EE}	+0.3V to -6.5V
V _{DD} to V _{EE} (Note 1)	
Logic Input Voltages	
M0, M1, M2, DCE/DTE, T_IN	0.3V to +6V
Logic Output Voltages	
Ř_OUT	0.3V to (V _{CC} + 0.3V)
Transmitter Outputs	
T_OUT_, T3OUT_/R1IN	15V to +15V
Short-Circuit Duration	Continuous

Receiver Input
R_IN_T3OUT_/R1IN15V to +15V
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
28-Pin SSOP (derate 11.1mW/°C above +70°C)889mW
Operating Temperature Range
MXL1543CAI0°C to 70°C
Junction Temperature150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C

Note 1: V_{DD} and V_{EE} absolute difference cannot exceed 13V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +5.0V, C1 = C2 = C4 = 1 μ F, C3 = C5 = 4.7 μ F, (Figure 10), T_A = T_{MIN} to T_{MAX}. Typical values are at T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS			
DC CHARACTERISTICS									
V _{CC} Operating Range	V _{CC}		4.75		5.25	V			
		RS-530, RS-530A, X.21, no load		13					
Supply Current		RS-530, RS-530A, X.21, full load		100	130				
(DCE Mode)		V.35 mode, no load		20					
(Digital Inputs = GND or	Icc	V.35 mode, full load		126	170	mA			
V _{CC})		V.28 mode, no load		20		1			
(Transmitter Outputs Static)		V.28 mode, full load		40	75	1			
		No-cable mode		0.5	10	μΑ			
		RS-530, RS-530A, X.21, full load		230		mW			
Internal Power Dissipation (DCE Mode)	PD	V.35 mode, full load		600					
		V.28 mode, full load		140		1			
		Any mode (except no-cable mode), no load	6.4	6.8					
Positive Charge-Pump Output Voltage	V _{DD}	V.28 mode, with load	6.4	6.8		V			
Oulput Voltage		V.28, V.35 modes, with load, IDD = 10mA	6.4	6.8					
		V.28, V.35, no load		-5.6					
Negative Charge-Pump		V.28 mode, full load		-5.6	-5.4	- V			
Output Voltage	VEE	V.35 mode, full load		-5.6	-5.4				
		RS-530, RS-530A, X.21, full load		-5.6	-5.4				
Supply Rise Time	tr	No-cable mode or power-up to turn on		500		μs			
LOGIC INPUTS (M0, M1, M2,	DCE/DTE, T1	IIN, T2IN, T3IN)							
Input High Voltage VIH			2.0			V			
Input Low Voltage	VIL				0.8	v			
		T1IN, T2IN, T3IN			±10	μΑ			
Logic Input Current	lin	M0, M1, M2, DCE/DTE = GND	-100	-50	-30				
		M0, M1, M2, DCE/ $\overline{\text{DTE}}$ = V _{CC}			±10				

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +5.0V, C1 = C2 = C4 = 1\mu F, C3 = C5 = 4.7\mu F, (Figure 10), T_A = T_{MIN}$ to T_{MAX} . Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
LOGIC OUTPUTS (R1OUT, R20	UT, R3OUT)		•			
Output High Voltage	VOH	ISOURCE = 4mA	3	4.5		
Output Low Voltage	Vol	I _{SINK} = 4mA		0.3	0.8	V
Output Short-Circuit Current	Isc	$0 \le V_{OUT} \le V_{CC}$			±50	mA
Output Pullup Current	١L	V _{OUT} = 0, no-cable mode		70		μΑ
V.11 TRANSMITTER						
Open-Circuit Differential Output Voltage	V _{ODO}	Open circuit, R = $1.95k\Omega$ (Figure 1)			±5	V
Loaded Differential Output Voltage	Vodl	R = 50 Ω (Figure 1), T _A = +25°C	0.5 × V _{ODO}		0.67 × V _{ODO}	V
vollage		$R = 50\Omega$ (Figure 1)	±2			
Change in Magnitude of Output Differential Voltage	ΔV _{OD}	$R = 50\Omega$ (Figure 1)			0.2	V
Common-Mode Output Voltage	V _{OC}	$R = 50\Omega$ (Figure 1)			3.0	V
Change in Magnitude of Output Common-Mode Voltage	ΔV _{OC}	$R = 50\Omega$ (Figure 1)	$R = 50\Omega$ (Figure 1)		0.2	V
Short-Circuit Current	ISC	V _{OUT} = GND				mA
Output Leakage Current	ΙZ	$-0.25V \le V_{OUT} \le +0.25V$, power-off or no-cable mode		±1	±100	μA
Rise or Fall Time	t _r , t _f	(Figures 2, 6) 2 10		25	ns	
Transmitter Input to Output Delay	tphl, tplh	(Figures 2, 6) 40		80	ns	
Data Skew	Itphl- tplhi	(Figures 2, 6)		3	12	ns
Output to Output Skew	^t SKEW	(Figures 2, 6) 3			ns	
V.11 RECEIVER						
Differential Threshold Voltage	V _{TH}	$-7V \le V_{CM} \le 7V$	-200		200	mV
Input Hysteresis	ΔV_{TH}	$-7V \le V_{CM} \le 7V$		15	40	mV
Receiver Input Current	l _{IN}	$-10V \le V_{A, B} \le 10V$			±0.66	mA
Receiver Input Resistance	R _{IN}	$-10V \le V_{A, B} \le 10V$	15	30		kΩ
Rise or Fall Time	t _r , t _f	(Figures 2, 7)		15		ns
Receiver Input to Output Delay	tphl,tplh	(Figures 2, 7)		50	80	ns
Data Skew	Itphl- tplhl	(Figures 2, 7)		4	16	ns
V.35 TRANSMITTER						
Differential Output Voltage	V _{OD}	Open circuit (Figure 3) With load, $-4V \le V_{CM} \le 4V$ (Figure 3)	±0.44	±0.55	±7 ±0.66	V
Output High Current	IOH	V _{A,B} = 0	-13	-11	-9	mA
Output Low Current	I _{OL}	$V_{A,B} = 0$	9	11	13	mA

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +5.0V, C1 = C2 = C4 = 1 μ F, C3 = C5 = 4.7 μ F, (Figure 10), T_A = T_{MIN} to T_{MAX}. Typical values are at T_A = +25°C, unless otherwise noted.)

PARAMETER	PARAMETER SYMBOL CONDITIONS		MIN	ТҮР	MAX	UNITS
Output Leakage Current	IZ	-0.25V \leq V _{OUT} \leq +0.25V, power-off or no-cable mode		±1	±100	μΑ
Rise or Fall Time	t _r , t _f	(Figures 3, 6)		5		ns
Transmitter Input to Output Delay	tphl, tplh	(Figures 3, 6)		35	80	ns
Data Skew	ltphl-tplhl	(Figures 3, 6)		4	16	ns
Output-to-Output Skew	t SKEW	(Figures 3, 6)		4		ns
V.35 RECEIVER						
Differential Input Voltage	V _{TH}	$-2V \le V_{CM} \le 2V$ (Figure 3)	-200		200	mV
Input Hysteresis	ΔV_{TH}	$-2V \le V_{CM} \le 2V$ (Figure 3)		15	40	mV
Receiver Input Current	l _{IN}	$-10V \le V_{A,B} \le 10V$			±0.66	mA
Receiver Input Resistance	RIN	$-10V \le V_{A,B} \le 10V$	15	30		kΩ
Rise or Fall Time	t _r , t _f	(Figures 3, 7)		15		ns
Receiver Input to Output Delay	tPHL, tPLH	(Figures 3, 7)		50	80	ns
Data Skew	ltphl-tplhl	(Figures 3, 7)		4	16	ns
V.28 TRANSMITTER						
		Open circuit			±7	
Output Voltage Swing (Figure 4)	Vo	$R_L = 3k\Omega$	±5	±6		V
Short-Circuit Current	Isc				±150	mA
Output Leakage Current	IZ	-0.25V \leq V _{OUT} \leq +0.25V, power-off or no- cable mode		±1	±100	μΑ
Output Slew Rate	SR	$R_L = 3k\Omega$, $C_L = 2500pF$ (Figures 4, 8)	4		30	V/µs
Transmitter Input to Output Delay	tPHL	$R_L = 3k\Omega$, $C_L = 2500pF$ (Figures 4, 8)		1.5	2.5	μs
Transmitter Input to Output Delay	t _{PLH}	$R_L = 3k\Omega$, $C_L = 2500pF$ (Figures 4, 8)		1.5	3	μs
V.28 RECEIVER	1					1
Input Threshold Low	VIL		0.8	1.2		V
Input Threshold High	VIH			1.2	2.0	V
Input Hysteresis	V _{HYST}			0.05	0.3	V
Input Resistance	RIN	$-15V \le V_{IN} \le +15V$	3	5	7	kΩ
Rise or Fall Time	t _r , t _f	(Figures 5, 9)		15		ns
Receiver Input to Output Delay	tPHL	(Figures 5, 9)		60	100	ns
Receiver Input to Output Delay	tplh	(Figures 5, 9)		160	250	ns

Typical Operating Characteristics

(V_{CC} = +5.0V, C1 = C2 = C4 = 1 μ F, C3 = C5 = 4.7 μ F, (Figure 10), T_A = T_{MIN} to T_{MAX}, T_A = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)

 $(V_{CC} = +5.0V, C1 = C2 = C4 = 1\mu F, C3 = C5 = 4.7\mu F$ (Figure 10), $T_A = +25^{\circ}C$, unless otherwise noted.)



MIXIM

Test Circuits

100pF

100pF

<u>+</u>

 $\leq 100\Omega$





Figure 2. V.11 AC Test Circuit



Figure 3. V.35 Transmitter/Receiver Test Circuit





Figure 4. V.28 Driver Test Circuit

Figure 5. V.28 Receiver Test Circuit

15pF

Timing Diagrams MXL1543 5V f = 1MHz: $t_f \le 10$ ns: $t_f \le 10$ ns -1.5V D -1.5V 0 - t_{PLH} -- t_{PHL} Vo 90% 90% $V_{DIFF} = V(A) - V(B)$ 50%<u>10%</u> 50% В-— A 10% 1/2 V₀ -V₀ A V_0 В f tskew - ^tskew

Figure 6. V.11, V.35 Driver Propagation Delays



Figure 7. V.11, V.35 Receiver Propagation Delays



Figure 8. V.28 Driver Propagation Delays



Figure 9. V.28 Receiver Propagation Delays

Pin Description

PIN	NAME FUNCTION					
1	C1-	Capacitor C1 Negative Terminal. Connect a 1µF ceramic capacitor between C1+ and C1				
2	C1+	Capacitor C1 Positive Terminal. Connect a 1µF ceramic capacitor between C1+ and C1				
3	V _{DD}	Generated Positive Supply. Connect a 4.7µF ceramic capacitor to ground.				
4	Vcc	+5V Supply Voltage (\pm 5%). Decouple with a 1µF capacitor to ground.				
5	T1IN	Transmitter 1 TTL-Compatible Input				
6	T2IN	Transmitter 2 TTL-Compatible Input				
7	T3IN	Transmitter 3 TTL-Compatible Input				
8	R1OUT	Receiver 1 CMOS Output				
9	R2OUT	Receiver 2 CMOS Output				
10	R3OUT	Receiver 3 CMOS Output				
11	MO	Mode-Select Pin with Internal Pullup to V _{CC}				
12	M1	Mode-Select Pin with Internal Pullup to V _{CC}				
13	M2	Mode-Select Pin with Internal Pullup to V _{CC}				
14	DCE/DTE	DCE/DTE Mode-Select Pin with Internal Pullup to V _{CC}				
15	R3INB	Noninverting Receiver Input				
16	R3INA	Inverting Receiver Input				
17	R2INB	Noninverting Receiver Input				
18	R2INA	Inverting Receiver Input				
19	T3OUTB/R1INB	Noninverting Transmitter Output/Noninverting Receiver Input				
20	T3OUTA/R1INA	Inverting Transmitter Output/Inverting Receiver Input				
21	T2OUTB	Noninverting Transmitter Output				
22	T2OUTA	Inverting Transmitter Output				
23	T1OUTB	Noninverting Transmitter Output				
24	T1OUTA	Inverting Transmitter Output				
25	GND	Ground				
26	VEE	Generated Negative Supply. Connect a 4.7µF ceramic capacitor to ground.				
27	C2-	Capacitor C2 Negative Terminal. Connect a $1\mu F$ ceramic capacitor between C2+ and C2				
28	C2+	Capacitor C2 Positive Terminal. Connect a 1µF ceramic capacitor between C2+ and C2				

Detailed Description

The MXL1543 is a three-driver/three-receiver, multiprotocol transceiver that operates from a single +5V supply. The MXL1543, along with the MXL1544/MAX3175 and MXL1344A, form a complete software-selectable DTE or DCE interface port that supports the V.28 (RS-232), V.10/V.11 (RS-449/V.36, EIA-530, EIA-530A, X.21), and V.35 protocols. The MXL1543 transceivers carry the high-speed clock and data signals, while the MXL1544/MAX3175 transceivers carry serial interface control signaling. The MXL1543 can be terminated by the MXL1344A software-selectable resistor termination network or by a discrete termination network. The MXL1543 features a 0.5µA no-cable mode, true fail-



safe operation, and thermal shutdown circuitry. Thermal shutdown protects the drivers against excessive power dissipation. When activated, the thermal shutdown circuitry places the driver outputs into a high-impedance state.

Mode Selection

The state of the mode-select pins M0, M1, and M2 determines which serial interface protocol is selected (Table 1). The state of the DCE/DTE input determines whether the transceiver will be configured as a DTE or DCE serial port. When the DCE/DTE input is logic HIGH, driver T3 is activated and receiver R1 is disabled. When the DCE/DTE input is logic LOW, driver T3

Table 1. Mode Selection

MXL1543 MODE NAME	M2	M1	МО	DCE/ DTE	T1	T2	тз	R1	R2	R3
Not Used (Default V.11)	0	0	0	0	V.11	V.11	Z	V.11	V.11	V.11
RS-530A	0	0	1	0	V.11	V.11	Z	V.11	V.11	V.11
RS-530	0	1	0	0	V.11	V.11	Z	V.11	V.11	V.11
X.21	0	1	1	0	V.11	V.11	Z	V.11	V.11	V.11
V.35	1	0	0	0	V.35	V.35	Z	V.35	V.35	V.35
RS-449/V.36	1	0	1	0	V.11	V.11	Z	V.11	V.11	V.11
V.28/RS-232	1	1	0	0	V.28	V.28	Z	V.28	V.28	V.28
No Cable	1	1	1	0	Z	Z	Z	Z	Z	Z
Not Used (Default V.11)	0	0	0	1	V.11	V.11	V.11	Z	V.11	V.11
RS-530A	0	0	1	1	V.11	V.11	V.11	Z	V.11	V.11
RS-530	0	1	0	1	V.11	V.11	V.11	Z	V.11	V.11
X.21	0	1	1	1	V.11	V.11	V.11	Z	V.11	V.11
V.35	1	0	0	1	V.35	V.35	V.35	Z	V.35	V.35
RS-449/V.36	1	0	1	1	V.11	V.11	V.11	Z	V.11	V.11
V.28/RS-232	1	1	0	1	V.28	V.28	V.28	Z	V.28	V.28
No Cable	1	1	1	1	Z	Z	Z	Z	Z	Z

is disabled and receiver R1 is activated. M0, M1, M2, and DCE/DTE are internally pulled up to V_{CC} to ensure a logic HIGH if left unconnected.

No-Cable Mode

The MXL1543 will enter no-cable mode when the mode-select pins are left unconnected or connected high (M0 = M1 = M2 = 1). In this mode, the multiprotocol drivers and receivers are disabled and the supply current drops to 0.5μ A. The receivers' outputs enter a high-impedance state in no-cable mode, which allow these output lines to be shared with other receivers' outputs (the receivers' outputs have internal pullup resistors to pull the outputs HIGH if not driven). Also, in no-cable mode, the transmitter outputs enter a high-impedance state so that these output lines can be shared with other devices.

Dual Charge-Pump Voltage Converter

The MXL1543's internal power supply consists of a regulated dual charge pump that provides positive and negative output voltages from a +5V supply. The charge pump operates in discontinuous mode. If the output voltage is less than the regulated voltage, the charge pump is enabled. If the output voltage exceeds the regulated voltage, the charge pump is disabled. Each charge pump requires a flying capacitor (C1, C2) and a reservoir capacitor (C3, C5) to generate the V_{DD} and V_{EE} supplies. Figure 10 shows charge-pump connections.

Fail-Safe Receivers

The MXL1543 guarantees a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated transmission line with all the drivers disabled. This is done by setting the receivers' threshold between -25mV and -200mV in the



Figure 10. Charge Pump



Figure 11. Cable-Selectable Multiprotocol DTE/DCE Port



Figure 12. Typical V.11 Interface

MXL1543

V.11 and V.35 modes. If the differential receiver input voltage (B - A) is \geq -25mV, R_OUT is logic HIGH. If (B - A) is \leq -200mV, R_OUT is logic LOW. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to zero by the termination. With the receiver thresholds of the MXL1543, this results in a logic HIGH with a 25mV minimum noise margin.

Applications Information

Capacitor Selection

The capacitors used for the charge pumps, as well as for supply bypassing, should have a low equivalent series resistance (ESR) and low temperature coefficient. Multilayer ceramic capacitors with an X7R dielectric offer the best combination of performance, size, and cost. The flying capacitors (C1, C2) and the bypass capacitor (C4) should have a value of 1μ F, while the reservoir capacitors (C3, C5) should have a minimum value of 4.7μ F (Figure 10). To reduce the ripple present on the transmitter outputs, capacitors C3, C4, and C5 can be increased. The values of C1 and C2 should not be increased.

Cable Termination

The MXL1344A software-selectable resistor network is designed to be used with the MXL1543. The MXL1344A multiprotocol termination network provides V.11- and V.35-compliant termination, while V.28 receiver termination is internal to the MXL1543. These cable termination networks provide compatibility with V.11, V.28, and V.35 protocols. Using the MXL1344A termination networks provide the advantage of not having to build expensive termination networks out of resistors and relays, manually changing termination modules, or building custom termination networks



Figure 13. Receiver Input Impedance

Cable-Selectable Mode

A cable-selectable multiprotocol interface is shown in Figure 11. The mode control lines M0, M1, and DCE/DTE are wired to the DB-25 connector. To select the serial interface mode, the appropriate combination of M0, M1, and DCE/DTE are grounded within the cable wiring. The control lines that are not grounded are pulled high by the internal pullups on the MXL1543. The serial interface protocol of the MXL1543, MXL1544/MAX3175, and MXL1344A is selected based on the cable that is connected to the DB-25 interface.

V.11 Interface

As shown in Figure 12, the V.11 protocol is a fully balanced differential interface. The V.11 driver generates a minimum of $\pm 2V$ between nodes A and B when a 100 Ω (min) resistance is presented at the load. The V.11 receiver is sensitive to ± 200 mV differential signals at receiver inputs A' and B'. The V.11 receiver rejects common-mode signals developed across the cable (referenced from C to C') of up to $\pm 7V$, allowing for error-free reception in noisy environments. The receiver inputs must comply with the impedance curve shown in Figure 13.

For high-speed data transmission, the V.11 specification recommends terminating the cable at the receiver with a 100Ω resistor. This resistor, although not required, prevents reflections from corrupting transmitted data. In Figure 14, the MXL1344A is used to terminate the V.11 receiver. Internal to the MXL1344A, S1 is closed and S2 is open to present a 100Ω minimum differential resistance. The MXL1543's internal V.28 termination is disabled by opening S3.

V.35 Interface

Figure 15 shows a fully-balanced, differential standard V.35 interface. The generator and the load must both present a $100\Omega \pm 10\Omega$ differential impedance and a $150\Omega \pm 15\Omega$ common-mode impedance as shown by the resistive T networks in Figure 15. The V.35 driver generates a current output (±11mA, typ) that develops an output voltage of ±550mV across the generator and





Figure 14. V.11 Termination and Internal Resistance Networks



Figure 15. Typical V.35 Interface



Figure 16. V.35 Termination and Internal Resistance Networks





Figure 17. Typical V.28 Interface



Figure 18. V.28 Termination and Internal Resistance Networks

load termination networks. The V.35 receiver is sensitive to ± 200 mV differential signals at receiver inputs A' and B'. The V.35 receiver rejects common-mode signals developed across the cable (referenced from C to C') of up to ± 4 V, allowing for error-free reception in noisy environments.

In Figure 16, the MXL1344A is used to implement the resistive T network that is needed to properly terminate the V.35 driver and receiver. Internal to the MXL1344A, S1 and S2 are closed to connect the T-network resistors to the circuit. The V.28 termination resistor (internal to the MXL1543) is disabled by opening S3 to avoid interference with the T-network impedance.

V.28 Interface

The V.28 interface is an unbalanced single-ended interface (Figure 17). The V.28 driver generates a minimum of $\pm 5V$ across a $3k\Omega$ load impedance between A' and C'. The V.28 receiver has a single-ended input. To aid in rejecting system noise, the MXL1543's V.28 receiver has a typical hysteresis of 0.05V.

Figure 18 shows the MXL1344A's termination network disabled by opening S1 and S2. The MXL1543's internal $5k\Omega$ V.28 termination is enabled by closing S3.

DTE vs. DCE Operation

Figure 19 shows a DCE or DTE controller-selectable interface. DCE/DTE (pin 14) switches the port's mode of operation. See Table 1.

This application requires only one DB-25 connector, but separate cables for DCE or DTE signal routing. See Figure 19 for complete signal routing in DCE and DTE modes.

Complete Multiprotocol X.21 Interface

A complete DTE-to-DCE interface operating in X.21 mode is shown in Figure 20. The MXL1543 is used to generate the clock and data signals, and the





Figure 19. Multiprotocol DCE/DTE Port

15

MXL1543



Figure 20. DCE-to-DTE X.21 Interface

MXL1544/MAX3175 generate the control signals and local loopback (LL). The MXL1344A is used to terminate the clock and data signals to support the V.11 protocol for cable termination. The control signals do not need external termination.

Compliance Testing

A European Standard EN 45001 test report is pending for the MXL1543/MXL1544/MXL1344A chipset. A copy of the test report will be available from Maxim upon completion.

Chip Information

TRANSISTOR COUNT: 2619 PROCESS: BICMOS



Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18

MXL1543

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2001 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.