High Side Gate Driver

130 V, 2.0 A / 3.0 A

NCV51313

NCV51313 is a 130 V high side driver with 2.0 A source and 3.0 A sink drive capability for DC-DC power supplies and inverters. NCV51313 offers best in class propagation delay, low quiescent current and low switching current at high frequencies of operation. This device is tailored for highly efficient power supplies operating at high frequencies. NCV51313 is offered in three versions, NCV51313A/B/C. NCV51313A and NCV51313C have a typical 50 ns propagation delay, while NCV51313B has a typical propagation delay of 20 ns. NCV51313 comes in DFNW6 3 x 3 or standard SO8 package.

Features

- AEC-Q100 Qualified and PPAP Capable
- High Voltage Range: Up to 130 V
- NCV51313A/C: Typical 50 ns Propagation Delay
- NCV51313B: Typical 20 ns Propagation Delay
- NCV51313C: Improved Maximum Propagation Delay, Delay Matching, and Output Resistance Compared to NCV51313A
- Very Low Quiescent and Operating Currents
- Typ 11 ns Rise / 10 ns Fall Time under 1 nF Load
- 2.0 A Source / 3.0 A Sink Currents
- Under-Voltage Lockout for V_{CC} and V_B
- 3.3 V and 5 V Input Logic Compatible
- High dv/dt Immunity up to 50 V/ns
- High Negative Transient Immunity on Bridge Pin
- DFNW6 Package Offers Both PCB Space Saving and Exposed Pad for Better Thermal Capability
- These are Pb-Free Devices

Applications

- DC-DC Converters
- Common Rail Injection System
- Motor Controls

MARKING DIAGRAM

DFNW6 3x3, 0.95P
CASE 507BG

```
V513
13x
ALYW■
   ○     ■
```

8

SOIC-8 NB
CASE 751-07

8

1

```
8
V51313x
ALYW■
1
```

V51313 = Specific Device Code
x = A, B or C
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
■ = Pb-Free Package

(NOTE: Microdot may be in either location)

PINOUT INFORMATION

	DFNW6		
VCC	1	6	VB
IN	2	GND	5	HO
GND	3	4	HB

	SOIC8	
VCC		VB
IN		HO
NC		HB
GND		NC

ORDERING INFORMATION

Device	Input Filter	Package	Shipping†
NCV51313AMNWTWG	Yes	DFNW6 3x3 (Pb-Free)	3000 / Tape & Reel
NCV51313BMNWTWG (on demand)	No	DFNW6 3x3 (Pb-Free)	3000 / Tape & Reel
NCV51313CMNWTWG	Yes	DFNW6 3x3 (Pb-Free)	3000 / Tape & Reel
NCV51313ADR2G	Yes	SOIC8 (Pb-Free)	3000 / Tape & Reel
NCV51313BDR2G (on demand)	No	SOIC8 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCV51313

Table 1. PIN DESCRIPTION DFNW6 AND SO8 PACKAGE

Pin Out DFNW6	Pin Out SO8	Name	Function
1	1	VCC	Logic supply
2	2	IN	Input
	3	NC	Not connected
3	4	GND	Ground reference
	5	NC	Not connected
4	6	HB	High side supply return
5	7	HO	High side output
6	8	VB	High side voltage supply
EP		EP	Connect EP flag to GND

Figure 1. Pinouts

**Figure 2. Typical Application Schematic**

NCV51313

Figure 3. Internal Block Diagram for NCV51313

Table 2. ABSOLUTE MAXIMUM RATINGS (All voltages are referenced to GND pin)

Symbol	Rating	Value	Unit
V_{CC}	Input Voltage Range	−0.3 to 20	V
V_B	High Side Boot Pin Voltage	−0.3 to 150	V
V_B−V_{HB}	High Side Floating Voltage	−0.3 to 20	V
V_{HB}	High Side Bridge Pin Voltage	V_B − 20 to V_B + 0.3	V
V_{HO}	High Side Drive Output Voltage	V_{HB} − 0.3 to V_B + 0.3	V
dV_{HB}/dt	Allowable HB Slew Rate	50	V/ns
V_{IN}	Drive Input Voltage	−5 to V_{CC} + 0.3	V
$T_{J(MAX)}$	Junction Temperature	150	°C
T_{STG}	Storage Temperature Range	−55 to 150	°C
	ESD Capability (Note 1) HBM Model CDM Model	2000 1000	V V
	Lead Temperature Soldering Reflow, Pb-Free Versions (Note 2)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. This device series incorporates ESD protection and is tested by the following methods.
   ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)
   ESD Charged Device Model tested per AEC-Q100-11 (EIA/JESD22-C101E)
   Latchup Current Maximum Rating: ≤100 mA per JEDEC standard: JESD78E
2. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

Table 3. THERMAL CHARACTERSTICS

Symbol	Rating	Value	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Air DFNW6	49	°C/W
Ψ_{J-T}	Junction to Top Characterization Parameter DFNW6	3.2	°C/W
Ψ_{J-B}	Junction to Bottom (leads) Characterization Parameter DFNW6 (Note 3)	37	°C/W
Ψ_{J-B}	Junction to Bottom (EP) Characterization Parameter DFNW6 (Note 3)	7.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Air SO8	130	°C/W
Ψ_{J-T}	Junction to Top Characterization Parameter SO8	4.8	°C/W
Ψ_{J-B}	Junction to Bottom (Leads) Characterization Parameter SO8 (Note 4)	63	°C/W

3. Device mounted on single side PCB with two buried planes, no vias to buried planes, 1.6 mm, FR4, board size 80 x 80 mm, trace and plane thickness 35 μm, power dissipation 54 mW, cooling done by traces (6 lines 25 x 0.4 mm) and 900 mm² polygon connected to EP. Ambient temperature 25 °C.
4. Device mounted on single side PCB with two buried planes, no vias to buried planes, 1.6 mm, FR4, board size 80 x 80 mm, trace and plane thickness 35 μm, power dissipation 54 mW, cooling done only by traces (8 lines 25 x 0.6 mm), no additional polygon. Ambient temperature 25 °C.

Table 4. RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	Input Voltage Range	8	19	V
$V_B - V_{HB}$	High Side Floating Voltage	8	19	V
V_{HB}	High Side Bridge Pin Voltage	−2	110	V
V_{HO}	High Side Output Voltage	V_{HB}	V_B	V
V_{IN}	Input Voltage IN Pin	−3	V_{CC}	V
T_J	Operating Junction Temperature Range	−40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 5. ELECTRICAL CHARACTERISTICS (−40 °C < T_J < 125 °C, V_{CC} = V_B = 12 V, V_{HB} = GND, output is loaded with 1 nF, all voltages are referenced to GND, unless otherwise noted, Typical values are at T_J = 25 °C.)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
SUPPLY SECTION						
I_{CC1}	V_{CC} Switching Current Consumption	f_{SW} = 100 kHz	–	100	150	µA
I_{B1}	V_B Switching Current Consumption	f_{SW} = 100 kHz	–	1.6	2.3	mA
I_{B1_noload}	V_B Switching Current Consumption	f_{SW} = 100 kHz, C_{LOAD} = 0 nF	–	0.2	0.5	mA
I_{CC2}	V_{CC} Quiescent Current Consumption	f_{SW} = 0 kHz, V_{IN} = 0 V	–	100	150	µA
I_{B2}	V_B Quiescent Current Consumption	f_{SW} = 0 kHz, V_{IN} = 0 V	–	85	150	µA
I_{HV_LEAK}	Leakage Current on High Voltage Pins to GND	V_{VB} = V_{HO} = V_{HB} = 130 V	–	2	5	µA
INPUT SECTION						
V_{INL}	Input Falling Threshold		0.8	1.0	1.3	V
V_{INH}	Input Rising Threshold		1.0	1.7	2.3	V
V_{INHYS}	Input Voltage Hysteresis		0.2	0.7	–	V
R_{IN}	Input Pulldown Resistance	V_{IN} = 5 V	100	175	250	kΩ
I_{IN+}	Logic H Input Bias Current	V_{IN} = 5 V	–	30	50	µA
I_{IN-}	Logic L Input Bias Current	V_{IN} = 0 V	–	–	2	µA
UVLO SECTION						
V_{CCon}	V_{CC} UVLO Start_Up Voltage Threshold	V_{CC} Rising	5.8	6.4	7.0	V
V_{CCoff}	V_{CC} UVLO Shut_Down Voltage Threshold	V_{CC} Falling	5.3	5.9	6.5	V
V_{CChyst}	V_{CC} Hysteresis		0.2	0.5	–	V
V_{Bon}	V_B UVLO Start_Up Voltage Threshold	V_{Bon} = V_B − V_{HB}, V_B Rising	5.8	6.4	7.0	V
V_{Boff}	V_B UVLO Shut_Down Voltage Threshold	V_{Boff} = V_B − V_{HB}, V_B Falling	5.3	5.9	6.5	V
V_{Bhyst}	V_B Hysteresis		0.2	0.5	–	V
$t_{startup}$	High Side Start-up Time	Time between V_B > V_{Bon} & 1st HO Pulse	–	–	10	µs
OUTPUT SECTION NCV51313A/B						
$I_{HOsource}$	Output High Short Circuit Pulsed Current (Note 5)	V_{HO} = 0 V, PW = 300 ns	–	2.0	–	A
I_{HOsink}	Output Low Short Circuit Pulsed Current (Note 5)	V_{HO} = V_B, PW = 300 ns	–	3.0	–	A
R_{OH}	Output Resistance Source	I_{HO} = 30 mA	–	2.0	7.0	Ω
R_{OL}	Output Resistance Sink	I_{HO} = 30 mA	–	1.0	5.0	Ω
V_{HOH}	High Level Output Voltage	V_{BIAS} − V_{HO} @ I_{HO} = 20 mA	–	0.06	0.25	V
V_{HOL}	Low Level Output Voltage	V_{HO} @ I_{HO} = 20 mA	–	0.04	0.15	V
OUTPUT SECTION NCV51313C						
$I_{HOsource}$	Output High Short Circuit Pulsed Current (Note 5)	V_{HO} = 0 V, PW = 300 ns	–	2.0	–	A

Table 5. ELECTRICAL CHARACTERISTICS ($-40\ °C < T_J < 125\ °C$, $V_{CC} = V_B = 12$ V, $V_{HB} = $ GND, output is loaded with 1 nF, all voltages are referenced to GND, unless otherwise noted, Typical values are at $T_J = 25\ °C$.)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
OUTPUT SECTION NCV51313C						
I_{HOsink}	Output Low Short Circuit Pulsed Current (Note 5)	$V_{HO} = V_B$, PW = 300 ns	–	3.0	–	A
R_{OH}	Output Resistance Source	$I_{HO} = 30$ mA	–	2.0	3.4	Ω
R_{OL}	Output Resistance Sink	$I_{HO} = 30$ mA	–	1.0	1.8	Ω
V_{HOH}	High Level Output Voltage	$V_{BIAS} - V_{HO}$ @ $I_{HO} = 20$ mA	–	0.06	0.25	V
V_{HOL}	Low Level Output Voltage	V_{HO} @ $I_{HO} = 20$ mA	–	0.04	0.15	V
OUTPUT RISE AND FALL TIME						
t_r	Output Voltage Rise Time (from 10% to 90%)	$V_{IN} = 3$ V	–	11	30	ns
t_f	Output Voltage Fall Time (from 90% to 10%)	$V_{IN} = 0$ V	–	10	25	ns
PROPAGATION DELAY NCV51313A						
t_{ON}	Turn On Propagation Delay	HB = 0 V, 50 V or 130 V, $C_{load} = 0$ nF, $V_{IN} = 3$ V	–	50	100	ns
t_{OFF}	Turn Off Propagation Delay	HB = 0 V, 50 V or 130 V, $C_{load} = 0$ nF	–	50	100	ns
t_{FLT}	Minimum Input Filter Time	$V_{IN} = 3$ V	20	30	–	ns
PROPAGATION DELAY NCV51313C						
t_{ON}	Turn On Propagation Delay	HB = 0 V, 50 V or 130 V, $C_{load} = 0$ nF, $V_{IN} = 3$ V	–	50	71	ns
t_{OFF}	Turn Off Propagation Delay	HB = 0 V, 50 V or 130 V, $C_{load} = 0$ nF	–	50	71	ns
t_{FLT}	Minimum Input Filter Time	$V_{IN} = 3$ V	20	30	–	ns
PROPAGATION DELAY NCV51313B						
t_{ON}	Turn On Propagation Delay	HB = 0 V, 50 V or 130 V, $C_{load} = 0$ nF, $V_{IN} = 3$ V	–	20	40	ns
t_{OFF}	Turn Off Propagation Delay	HB = 0 V, 50 V or 130 V, $C_{load} = 0$ nF	–	20	40	ns
OUTPUT PULSE WIDTH MATCHING NCV51313A						
PM	Output Mismatching	$V_{IN} = 3$ V, 1 μs pulse width	–	0	20	ns
OUTPUT PULSE WIDTH MATCHING NCV51313C						
PM	Output Mismatching	$V_{IN} = 3$ V, 1 μs pulse width	–	0	13	ns
OUTPUT PULSE WIDTH MATCHING NCV51313B						
PM	Output Mismatching	$V_{IN} = 3$ V, 1 μs pulse width	–	0	10	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
5. Parameter guaranteed by design.

**Figure 4. Propagation Delay, Rise and Fall Times, PM**

Figure 5. V$_{CCon}$ vs. Temperature

Figure 6. V$_{CCoff}$ vs. Temperature

Figure 7. V$_{CChyst}$ vs. Temperature

Figure 8. V$_{Bon}$ vs. Temperature

Figure 9. V$_{Boff}$ vs. Temperature

Figure 10. V$_{Bhyst}$ vs. Temperature

Figure 11. I$_{CC1}$ vs. Temperature

Figure 12. I$_{CC2}$ vs. Temperature

Figure 13. I$_{B1}$ vs. Temperature

Figure 14. I$_{B2}$ vs. Temperature

**Figure 15. I$_{B1\_noload}$ vs. Temperature**

**Figure 16. I$_{HV\_LEAK}$ vs. Temperature**

Figure 17. t_ON vs. Temperature

**Figure 18. t_OFF vs. Temperature**

**Figure 19. t_r vs. Temperature**


Figure 20. t_f vs. Temperature

Figure 21. R_OH vs. Temperature


Figure 22. R_OL vs. Temperature

Figure 23. t~FLT~ vs. Temperature

Figure 23. t_{FLT} vs. Temperature

Figure 24. Current Consumption vs. Voltage, Cload = 0 pF

GENERAL DESCRIPTION

For some popular topologies high-side drivers are needed which perform the function of both buffer and level shifter. These devices can drive the gate of the topside MOSFETs whose source node is a dynamically changing node. The bias for the high side driver in these devices is usually provided through a bootstrap circuit.

In a bid to make modern power supplies more compact and efficient, power supply designers are increasingly opting for high frequency operations. High frequency operation causes higher losses in the drivers, hence reducing the efficiency of the power supply.

NCV51313 is a 130 V high side driver for DC-DC power supplies and inverters. NCV51313 offers best in class propagation delay, low quiescent current and low switching current at high frequencies of operation. This device thus enables highly efficient power supplies operating at high frequencies.

NCV51313 is offered in three versions, NCV51313A/B/C. NCV51313A/C have a typical 50 ns propagation delay, while NCV51313B has propagation delay of 20 ns.

NCV51313 has one input pin IN compatible with both CMOS and TTL logic allowing it to be used in a variety of applications. This device also includes features wherein, in case of floating input, the logic is still defined. NCV51313 has under voltage lock out feature which ensures operation at correct V_{CC} and V_B voltage levels. The output stage of NCV51313 has 2.0 A sourcing and 3.0 A sinking current which can effectively charge a 1 nF load in 11 ns and discharge a 1 nF load in 10 ns typically.

NCV51313

FEATURES

Input Stage

NCV51313 has one input pin IN. The input stages of NCV51313 are TTL and CMOS compatible. This ensures that the input of NCV51313 can be driven with 3.3 V or 5 V logic signals from analog or digital PWM controllers or logic gates.

The input pin has Schmitt trigger to avoid noise induced logic errors. The hysteresis on the input pin is typically 0.7 V. This high value ensures good noise immunity.

NCV51313 comes with an important feature wherein output (HO) stays low in case the input pin is floating. At the input pin there is an internal pull down resistor to define its

logic value in case the pin is left open or NCV51313 is driven by open drain signal.

NCV51313 input pin is also tolerant to negative voltage below the GND pin level as long as it is within the absolute maximum ratings value (see Table 2). This tolerance allows the use of transformer as an isolation barrier for input pulses.

NCV51313A/C feature a noise rejection function to ensure that any pulse glitch shorter than 30 ns typically will not change HO level. These features are well illustrated in the Figure 25.

NCV51313B has no such filters in the input stages. The timing diagram of NCV51313B is Figure 26.


**Figure 25. Input Filter (NCV51313A/C)**

Figure 26. No Input Filter (NCV51313B)

NCV51313

Figure 27. UVLO Timing Diagram

Legend:
Let's assume, the driver is used in HB configuration.
1. Vcc crossed Vccon level. No action. A low side MOSFET is (or has been) turned on, current flows from Vcc to Cboot via bootstrap diode.
2. Cboot is not fully charged after first pulse. HO stays low.
3. Vb cross Vbon level. IN is in L, output stays in L. Vb and Vcc are above Vxon levels, pulses can pass the driver.
4. Vccoff level is crossed, no pulses can pass the driver.
5. Vccon level crossed, Vbon has been crossed earlier, the current pulse is not transferred.
6. Vboff level is crossed while HO is H. HO is set to L immediately.
7. Vbon level crossed. Current (ongoing) pulse is ignored.
8. Vcc and Vb voltage are above Vxon level, all pulses Can pass the driver. Steady state conditions.
9. Vccoff level is crossed while HO is in H. HO is set to L immediately. From now on, no pulse will pass the driver.

Under Voltage Lock-out

NCV51313 has under voltage lockout protection. The function of the UVLO circuits is to ensure that there is enough supply voltages (V_{CC} and V_B) to correctly bias driver circuit. This also ensures that the gate of external MOSFET is driven at an optimum voltage.

If the V_{CC} or V_B is below the V_{CC} UVLO voltage, high side driver output (HO) remains low. Both the V_{CC} and V_B UVLO circuits are provided with hysteresis feature. This hysteresis feature avoids errors due to ground noise in the power supply. The hysteresis also ensures continuous operation in case of a small drop in the bias voltage. This drop in the bias can happen when device starts switching MOSFET and the operating current of the device increases. The UVLO feature of the device is explained in the Figure 27.


Figure 28. NCV51313 Turn ON-OFF Paths

Output Stages

The NCV51313 is equipped with a floating driver. The output stage of NCV51313 has 2.0 A source and 3.0 A sink current capability which can effectively charge a 1 nF load in 11 ns and discharge a 1 nF load in 10 ns typically.

Figure 28 shows the output stage structure and the charging and discharging path of the external power MOSFET and the bias supply V_B, the energy to charge the gate capacitance C_{GS}. When a logic high is received from input stage, Q_{source} turns on and VB starts to charge C_{GS} through R_g. Once the C_{GS} is charged the external power MOSFET is conductive.

When a logic low signal is received from the input stage, Q_{source} turns off and Q_{sink} turns on providing discharge path for gate terminal. As seen in the figure, there are parasitic inductances in charging and discharging path of the C_{GS}. This can result in a little dip in the bias voltage V_B. If the V_B drops below UVLO the power supply can shut down the device.

Short Propagation Delay

NCV51313 boasts of industry best propagation delay between input and output. NCV51313A/C have a typical of 50 ns propagation delay. The best in class propagation delay in NCV51313 makes it suitable for high frequency operation.

Since NCV51313B doesn't have the input filter included, the propagation delay is even shorter. NCV51313B offers 20 ns propagation delay between input and output.

The device allows 100 % duty cycle operation. The HO can be continuously in H or L state. In such case it is necessary to have a floating source to supply floating driver when using the driver under 100% DC.

Negative Transient Immunity (NTI) Operating Conditions

In any HB switching applications the HB node is often pulled under the ground during the switching operation because of parasitic inductances and inductive load. These negative spikes may lead to malfunction or damage of the circuit.

The capability of NCV51313 to operate under negative voltage conditions is reported in NTI graph using below test set up.


Figure 29. NTI Test Set Up

Figure 30. Timing Diagram

NCV51313 robustness against negative spikes is shown in Figure 31. The result is a curve which shows negative voltage level for specific pulse width under which driver could still operate properly.

Figure 31. Indicative Negative Transient Immunity

IMPORTANT NOTE:

Even though above figure shows that NCV51313 is able to handle negative transient voltage conditions, it is highly recommended that the application circuit design is such that it removes or at least always limit the negative transient voltage on VB pin as much as possible via careful PCB layout and proper component selection.

COMPONENT SELECTION

Cboot Capacitor Value Calculation

NCV51313 has one floating driver for driving high side external MOSFET. The bias for the high side driver is usually provided through a bootstrap circuit. A typical bootstrap circuit is shown in the Figure 32.


Figure 32. Bootstrap with Startup Circuit

The high side driver is biased by the C_{BOOT} (bootstrap capacitor). As can be seen in the circuit, C_{BOOT} will charge only when HB goes to GND level. Low value of C_{BOOT} can result in a little dip in the bias voltages V_B. If the V_B drops below UVLO level the power supply can shut down the driver. Therefore choosing the right value of C_{boot} is very important for a robust design.

In the beginning of the operation, HO cannot response if C_{BOOT} is not charged above V_{Bon} level, referenced to voltage between VB and HB pin.

Therefore, if there is no initial charing switch on low side, an additional start-up circuit should be considered for high side driver to ensure starting of the operation.

The start-up circuit, as shown in the Figure 32, consists of a startup resistor (R_{START}), a startup diode (D_{START}), and a Zener diode (D_Z). In this startup circuit, startup diode D_{START} serves as a second bootstrap diode used for charging the bootstrap capacitor (C_{BOOT}) at power up. Bootstrap capacitor (C_{BOOT}) is charged to the Zener diode of D_Z, which is supposed to be higher than the driver's supply voltage (V_{CC}) during normal operation. The charge current of the bootstrap capacitor and the Zener current are limited by the startup resistor. For best efficiency, the value of startup resistor should be selected to limit the current to a low value, since the bootstrap path through the startup diode is permanently in the circuit.

Expected voltage on C_{BOOT} pin in steady state condition is depicted in Figure 33.

Figure 33. Boot Strap Capacitor Charging and Discharging

Legend:
HO – high side driver
HB – bridge pin
V_{Cboot} – boot strap capacitor voltage
V_{Cmax} – maximum C_{boot} voltage
V_{Cmin} – minimum C_{boot} voltage
t_{charge} – charging period
$t_{discharge}$ – discharging period
t_{dsIb} – discharging by I_B current
t_{dsQm} – discharging by transcer a charge
    to a MOSFET

The curves are valid for ZVS (Zero Voltage Switching) observed in LLC applications. For hard switch the curves are slightly different, but from charge on C_{boot} point of view more favorable. Under the hard switch conditions the energy to charge Q_g (from zero voltage to V_{th} of the MOSFET) is taken from V_{CC} capacitor (through an external boot strap diode) so the voltage drop on C_{boot} is smaller. For the calculation of C_{boot} value the ZVS conditions are taken account.

The switching cycle is divided into two parts, the charging (t_{charge}) and the discharging ($t_{discharge}$) of the C_{boot} capacitor. The discharging can be divided even more to discharging by floating driver current consumption I_{B2} (t_{dsIb}), and to discharging by transfering energy from C_{boot} to gate terminal of the MOSFET (t_{dsQm}) and discharging by leakage current of the bootstrap diode (not taken account). Discharging by I_{B2} becoming more dominant when driver runs at lower frequencies and/or during skip mode operation. To calculate C_{boot} value, follow these steps:

1. For example, let's have a MOSFET with $Q_g = 49$ nC, $V_{CC} = 10$ V.
2. Charge stored in C_{boot} necessary to cover the period the C_{boot} is not supplied from V_{CC} line (which is basically the period the high side MOSFET is turned on). Let's say the application is switching at 100 kHz, 50 % duty cycle, which means the upper MOSFET is conductive for 5 μs. It means the Cboot is discharged by I_{B2} current (100 μA typ) for 5 μs, so the charge consumed by floating driver is:

$$Q_b = I_{B2} \cdot t_{discharge} = 10\ \mu \cdot 5\ \mu = 500\ pC \qquad \text{(eq. 1)}$$

3. Total charge loss during one switching cycle is sum of charge to supply the high side driver and MOSFET's gate charge:

$$Q_{tot} = Q_g + Q_b = 49\ n + 500\ p = 49.5\ nC \qquad \text{(eq. 2)}$$

4. Let's determine acceptable voltage ripple on Cboot to 1 % of nominal value, which is 100 mV. To cover charge losses from Equation 2.

$$C_{boot} = \frac{Q_{tot}}{V_{ripple}} = \frac{49.5\ n}{0.1} = 495\ nF \qquad \text{(eq. 3)}$$

Q_g is equivalent gate charge of the MOSFET
I_{B2} is the boot quiescent current
$t_{discharge}$ is the on time for HO
V_{ripple} is the allowed ripple voltage in the bootstrap
        capacitor

It is recommended to use a larger value so as to cover any variations in the gate charge and voltage with temperature.

R_{boot} Resistor Value Calculation

To keep the application running properly, it is necessary to charge the C_{boot} again. This is done by external diode from V_{CC} line to VB pin. In serial with the diode a resistor is placed to reduce the current peaks from V_{CC} line. The resistor value selection is critical for proper function of the high side driver. If too small high current peaks are drown from V_{CC} line, if too high the capacitor will not be charged to appropriate level and the high side driver can be disabled by internal UVLO protection.

First of all keep in mind the capacitor is charged through the external bootstrap diode, so it can be charged to a maximum voltage level of $V_{CC} - V_f$. The resistor value is calculated using this equation:

$$R_{boot} = \frac{C_{charge}}{C_{boot} \cdot \ln\left(\frac{V_{max} - V_{Cmin}}{V_{max} - V_{Cmax}}\right)} =$$

$$= \frac{5\,\mu}{1\,\mu \cdot \ln\left(\frac{9.4 - 9.25}{9.4 - 9.35}\right)} \cong 4.6\,\Omega \qquad \text{(eq. 4)}$$

Where:

t_{charge} time period the Cboot is being charged, usually the period the low side MOSFET is turned on,

C_{boot} boot strap capacitor value

V_{max} maximum voltage the C_{boot} capacitor can be theoretically charged to. Usually the $V_{CC} - V_f$. The V_f is forward voltage of used diode

V_{Cmin} the voltage level the capacitor is charge from

V_{Cmax} the voltage level the capacitor is charged to. It is necessary to determine the target voltage for charging, because in theory, when a capacitor is charged from a voltage source through a resistor, the capacitor can never reach the voltage of the source. In this particular case a 50 mV difference (between the voltage behind the diode and V_{Cmax}) is used.

The resistor value obtained from Equation 4 does not count with the quiescent current I_{B2} of the high side driver. This current will create another voltage drop of:

$$B_{IB2\_drop} = R_{boot} \cdot I_{B2} = 4.6 \cdot 100\,\mu \cong 460\,\mu V \qquad \text{(eq. 5)}$$

The current consumed by high side driver will be higher, because the I_{B2} is valid when the device is not switching. While switching, losses by charging and discharging internal transistors as well as the level shifters will be added. This current will increase with frequency.

The additional 460 μV drop will be added to VCmax value. The additional 460 μV drop can be either accepted or the R_{boot} value can be recalculated to eliminate this additional drop.

The resistor R_{boot} calculated in Equation 4 is valid under steady state conditions. During start and/or skip operation the starting point voltage value is different (lower) and it takes more time to charge the boot strap capacitor. More over it is not counted with temperature and voltage variability during normal operation or the dynamic resistance of the boot strap diode (approximately 0.34 Ω for MURA160). From these reasons the resistor value should be decreased especially with respect to skip operation.

Boot strap resistor loss calculation.

$$P_{Rboot} \cong Q_{tot} \cdot V_{max} \cdot f \cong 49.5\,n \cdot 9.4 \cdot 100\,k \cong 46.3\,mW \qquad \text{(eq. 6)}$$

Boot strap diode loss calculation.

$$P_{Dboot} \cong Q_{tot} \cdot V_f \cdot f \cong 49.5\,n \cdot 0.6 \cdot 100\,k \cong 3\,mW \qquad \text{(eq. 7)}$$

Please keep in mind the value is temperature and voltage dependent. Especially C_{boot} voltage can be higher than calculated value. Also keep in mind, the Boot strap resistor power dissipation calculated in Equation 6 is valid for steady state conditions. For first Cboot charging, the power loss (the current) is much higher.

$$I_{Rboot} = \frac{C_{Vcc} - V_{Dboot} - V_{Cboot}}{R_{boot}} =$$

$$= \frac{10 - 0.6 - 0}{4.6} \cong 2\,A \qquad \text{(eq. 8)}$$

$$P_{Rboot} = \left(C_{Vcc} - V_{Dboot} - V_{Cboot}\right) \cdot I_{Rboot} \cong$$

$$\cong (10 - 0.6 - 0) \cdot 2 \cong 18.8\,W \qquad \text{(eq. 9)}$$

The Boot strap resistor must be designed to accept the current from Equation 8 and power loss from Equation 9 for a while.

V_{CC} Capacitor Selection

V_{CC} capacitor value should be selected at least ten times the value of C_{boot}. In this case thus $C_{Vcc} > 10\,\mu F$.

IN Pin Input Filter

For PWM connection on the IN pin of the NCV51313, an RC filter can help to filter out high frequency input noise.

This filter is particularly important in case of NCV51313B where no internal filter is included.

The recommended value for R_{IN} and C_{IN} are as below.

$R_{IN} = 100\,\Omega$

$C_{IN} = 120\,pF$

R_{gate} Selection

The R_{gate} are selected to limit the peak gate current during charging and discharging of the gate capacitance. This resistance also helps to damp the ringing due to the parasitic inductances, reduce dV/dt on HB pin to safe level and attenuate EMI radiation. If high dV/dt (during rise/fall edge and/or ringing after switching) is applied on HB pin, it can cause unexpected behavior of the driver.

On the other hand, too high resistor will increase power loss on MOSFETs, which leads to lower efficiency. It is recommended to start evaluation with a high resistor value and decrease the value if behavior is safe under all conditions. We recommend to have at least a 4.7 Ω resistor between NCV51313 outputs and MOSFET's gate.

The resistors also help to decrease power dissipation of the driver, because part of the energy from charging and discharging C_{gs} is radiated on the resistors R_{gate} (and on R_{snk} if they are used) outside the driver see Figure 32. The gate resistor selection is tricky task. It depends on application, topology, on used MOSFETs, layout etc.

For example for R_{gate} value of 4.7 Ω, the peak source and sink currents would be limited to the following values.

$R_{GATE} = 4.7\,\Omega$

$$I_{HO\_Source} = \frac{V_B}{R_{gate} + R_{OH} + R_g} = \frac{10}{7.7} \cong 1.3 \text{ A} \quad \text{(eq. 10)}$$

$$I_{HO\_Sink} = \frac{V_B}{R_{gate} + R_{OL} + R_g} = \frac{10}{6.7} \cong 1.5 \text{ A} \quad \text{(eq. 11)}$$

Where:

R_{OH} R_{DSon} of internal source MOSFET (see parametric table R_{OH} parameter)

R_{OL} R_{DSon} of internal sink MOSFET (see parametric table R_{OL} parameter)

R_g internal gate resistance of external MOSFET (see appropriate DS), in this case 1 Ω.

In some applications it is desired/advantageous to use separated current paths for charging and discharging the gate capacitance. For this purpose external MOSFET gate connection must be extended (see Figure 32). Two components R_{snk} and D_{snk} can be added in parallel to R_{gate} resistor. The charging path is now only through R_{gate} resistor, while discharging path is through R_{snk} and R_{gate} in parallel combination. Consider both resistors are the same value 10 Ω. The source current is calculated using Equation 10. The current is 769 mA.

$$I_{HO_{Sink}} = \frac{V_B}{R_{gate} + (R_{OL} + R_g) \cdot 2} + \frac{V_B - V_{Dsnk}}{R_{snk} + (R_{OL} + R_g) \cdot 2} =$$

$$= \frac{9.4}{12} + \frac{8.8}{12} \cong 1.52 \text{ A} \quad \text{(eq. 12)}$$

Total Power Dissipation

Total power dissipation of NCV51313 is sum of partial dissipations which can be calculated as follows (for more details, please refer to AND90004/D).

1. Power loss of device (except drivers) while switching at appropriate frequency is calculated from current consumption at given voltage for specific frequency. The current can be estimated from Figure 24, or it could be calculated using these formulas:

$$I_{CCnoload} = -5.72 \cdot 10^{-6} \cdot V \cdot f + 51.4 \cdot 10^{-3} \cdot f +$$

$$+ 3.98 \cdot V + 40.96 \quad \text{(eq. 13)}$$

$$I_{Bnoload} = 25.8 \cdot 10^{-3} \cdot V \cdot f + 0.866 \cdot f + 5.93 \cdot V +$$

$$+ 22.51 \quad \text{(eq. 14)}$$

Where:

f   is frequency in kHz,

V   is voltage in V,

Calculated current will be in μA.

The power dissipation of device (without drivers) is equal to.

$$P_{logic} = P_{HS} + P_{LS} =$$

$$= (V_{boot} \cdot I_{Bnoload}) + (V_{CC} \cdot I_{CCnoload}) =$$

$$= (9.4 \cdot 189 \cdot 10^{-6}) + (10 \cdot 86 \cdot 10^{-6}) =$$

$$= 2.6 \text{ mW} \quad \text{(eq. 15)}$$

2. Power loss of driver

$$P_{driver} = (Q_g \cdot V_B) \cdot f =$$

$$= (49 \cdot 10^{-9} \cdot 9.4) \cdot 100 \cdot 10^3 \cong 46 \text{ mW} \quad \text{(eq. 16)}$$

Qg is total gate charge of the used MOSFET.

3. Level shifter power loss

$$P_{lvlshft} = (V_{HV} + V_B) \cdot f \cdot (Q_S + Q_R) =$$

$$= (100 + 9.4) \cdot 100 \cdot 10^3 \cdot$$

$$\cdot (166 + 166) \cdot 10^{-12} \cong 3.6 \text{ mW} \quad \text{(eq. 17)}$$

Where:

V_{HV} is DC link voltage, here 100 V,

V_B is boot strap voltage, here 9.4 V,

f   is switching frequency, here 100 kHz,

Q_S, Q_R is energy needed to transfer information from LS part to HS part of the driver. The worst case is ZVS mode. In hard switch mode is QS very small, as the set pulse comes when HB pin is on low voltage.

4. HS leakage power loss

$$P_{leak} = I_{HV_{LEAK}} \cdot (V_{HV} + V_B) \cdot DC =$$

$$= 2 \cdot 10^{-6} \cdot (100 + 9.4) \cdot 0.5 \cong 0.1 \text{ mW} \quad \text{(eq. 18)}$$

Where:

V_{HV} is DC link voltage, here 100 V,

V_B is boot strap voltage, here 9.4 V,

DC   is duty cycle, here 50%.

5. Total Power Loss (Hard Switching)

$$P_{total} = P_{logic} + P_{driver} + P_{lvlshft} + P_{leak} =$$

$$= (2.6 + 46 + 3.6 + 0.1) \cdot 10^{-3} \cong 52.3 \text{ mW} \quad \text{(eq. 19)}$$

Increasing Junction temperature (t_j) compared to Ambient temperature (t_a) is

$$t_j = R_{tJa} \cdot P_{total} = 49 \cdot 0.052 \cong 2.55 \text{ K} \quad \text{(eq. 20)}$$

The temperature calculated in Equation 20 is the value which has to be added to ambient temperature. In case the ambient temperature is 30°C, the junction temperature will be 32.6°C. The value is valid for DFN package.

DFNW6 3x3, 0.95P
CASE 507BG
ISSUE O

DATE 29 JUL 2022

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FORM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.

TOP VIEW

DETAIL B

SIDE VIEW

DETAIL B

DETAIL A

BOTTOM VIEW

ALTERNATE CONSTRUCTION

DETAIL A

SECTION C-C

RECOMMENDED MOUNTING FOOTPRINT*

* For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.80	0.85	0.90
A1	0.00	---	0.05
A3	0.20 REF		
A4	0.10 REF		
b	035	0.40	0.45
D	2.95	3.00	3.05
D2	2.40	2.50	2.60
E	2.95	3.00	3.05
E2	1.20	1.30	1.40
e	0.95 BSC		
K	0.60 REF		
L	0.30	0.40	0.50
L3	0.05 REF		

GENERIC MARKING DIAGRAM*

XXXX
XXXX
ALYW

XXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON47841H	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DFNW6 3x3, 0.95P		PAGE 1 OF 1

SOIC−8 NB
CASE 751−07
ISSUE AK

DATE 16 FEB 2011

8

1

SCALE 1:1

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW STANDARD IS 751−07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

$\boxed{\oplus}$ | 0.25 (0.010) Ⓜ | Y Ⓜ

$\boxed{\oplus}$ | 0.25 (0.010)Ⓜ | Z Y Ⓢ X Ⓢ

SEATING PLANE

⌒ | 0.10 (0.004)

N X 45 °

SOLDERING FOOTPRINT*

1.52 / 0.060

7.0 / 0.275

4.0 / 0.155

0.6 / 0.024

1.270 / 0.050

SCALE 6:1 $\left(\dfrac{mm}{inches}\right)$

*For additional information on our Pb−Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXXX ALYWX	XXXXX ALYWX	XXXXXX AYWW	XXXXXX AYWW
IC	**IC (Pb−Free)**	**Discrete**	**Discrete (Pb−Free)**

XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb−Free Package

XXXXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
▪ = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

STYLE 1:
PIN 1. EMITTER
2. COLLECTOR
3. COLLECTOR
4. EMITTER
5. EMITTER
6. BASE
7. BASE
8. EMITTER

STYLE 2:
PIN 1. COLLECTOR, DIE, #1
2. COLLECTOR, #1
3. COLLECTOR, #2
4. COLLECTOR, #2
5. BASE, #2
6. EMITTER, #2
7. BASE, #1
8. EMITTER, #1

STYLE 3:
PIN 1. DRAIN, DIE #1
2. DRAIN, #1
3. DRAIN, #2
4. DRAIN, #2
5. GATE, #2
6. SOURCE, #2
7. GATE, #1
8. SOURCE, #1

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
7. ANODE
8. COMMON CATHODE

STYLE 5:
PIN 1. DRAIN
2. DRAIN
3. DRAIN
4. DRAIN
5. GATE
6. GATE
7. SOURCE
8. SOURCE

STYLE 6:
PIN 1. SOURCE
2. DRAIN
3. DRAIN
4. SOURCE
5. SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 7:
PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

STYLE 8:
PIN 1. COLLECTOR, DIE #1
2. BASE, #1
3. BASE, #2
4. COLLECTOR, #2
5. COLLECTOR, #2
6. EMITTER, #2
7. EMITTER, #1
8. COLLECTOR, #1

STYLE 9:
PIN 1. EMITTER, COMMON
2. COLLECTOR, DIE #1
3. COLLECTOR, DIE #2
4. EMITTER, COMMON
5. EMITTER, COMMON
6. BASE, DIE #2
7. BASE, DIE #1
8. EMITTER, COMMON

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT
4. GROUND
5. GROUND
6. BIAS 2
7. INPUT
8. GROUND

STYLE 11:
PIN 1. SOURCE 1
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

STYLE 12:
PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 14:
PIN 1. N−SOURCE
2. N−GATE
3. P−SOURCE
4. P−GATE
5. P−DRAIN
6. P−DRAIN
7. N−DRAIN
8. N−DRAIN

STYLE 15:
PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

STYLE 16:
PIN 1. EMITTER, DIE #1
2. BASE, DIE #1
3. EMITTER, DIE #2
4. BASE, DIE #2
5. COLLECTOR, DIE #2
6. COLLECTOR, DIE #2
7. COLLECTOR, DIE #1
8. COLLECTOR, DIE #1

STYLE 17:
PIN 1. VCC
2. V2OUT
3. V1OUT
4. TXE
5. RXE
6. VEE
7. GND
8. ACC

STYLE 18:
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 19:
PIN 1. SOURCE 1
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

STYLE 20:
PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3
4. CATHODE 4
5. CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 22:
PIN 1. I/O LINE 1
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 23:
PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 24:
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

STYLE 25:
PIN 1. VIN
2. N/C
3. REXT
4. GND
5. IOUT
6. IOUT
7. IOUT
8. IOUT

STYLE 26:
PIN 1. GND
2. dv/dt
3. ENABLE
4. ILIMIT
5. SOURCE
6. SOURCE
7. SOURCE
8. VCC

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 28:
PIN 1. SW_TO_GND
2. DASIC_OFF
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBULK
7. VBULK
8. VIN

STYLE 29:
PIN 1. BASE, DIE #1
2. EMITTER, #1
3. BASE, #2
4. EMITTER, #2
5. COLLECTOR, #2
6. COLLECTOR, #2
7. COLLECTOR, #1
8. COLLECTOR, #1

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
3. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
6. SOURCE 1/DRAIN 2
7. SOURCE 1/DRAIN 2
8. GATE 1

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC−8 NB		**PAGE 2 OF 2**

ADDITIONAL INFORMATION

◊