Self-Protected FET with Temperature and Current Limit

40 V, 6.5 A, Single N-Channel, DPAK

Self-protected FETs are a series of power MOSFETs which utilize ON Semiconductor HDPlus ™ technology. The self-protected MOSFET incorporates protection features such as integrated thermal and current limits. The self-protected MOSFETs include an integrated Drain-to-Gate Clamp that provides overvoltage protection from transients and avalanche. The device is protected from Electrostatic Discharge (ESD) by utilizing an integrated Gate-to-Source Clamp.

Features

- Short Circuit Protection
- In Rush Current Limit
- Thermal Shutdown with Automatic Restart
- Avalanche Rated
- Overvoltage Protection
- ESD Protection (4 kV HBM)
- Controlled Slew Rate for Low Noise Switching
- AEC Q101 Qualified
- This is a Pb-Free Device

Applications


- Solenoid Driver
- Relay Driver
- Small Motors
- Lighting
- Relay Replacement
- Load Switching



ON Semiconductor®

http://onsemi.com

V _{DSS} (Clamped)	R _{DS(on)} Typ	I _D Typ (Limited)
40 V	110 mΩ @ 10 V	6.5 A






DPAK CASE 369C STYLE 2

G

1

MARKING DIAGRAM



 D5004N = Device Code
 1 = Gate

 Y = Year
 2 = Drain

 WW = Work Week
 3 = Source

= Pb-Free Device

ORDERING INFORMATION

	Device	Package	Shipping [†]
N	IID5004NT4G	DPAK (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MOSFET MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V _{DSS}	44	Vdc
Gate-to-Source Voltage	V_{GS}	±14	Vdc
Drain Current Continuous	I _D	Internally	/ Limited
Total Power Dissipation @ T _A = 25°C (Note 1) @ T _A = 25°C (Note 2)	P _D	1.3 2.5	W
Thermal Resistance Junction-to-Case Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	R _{θJC} R _{θJA} R _{θJA}	3.0 95 50	°C/W
Single Pulse Drain-to-Source Avalanche Energy (V_{DD} = 30 Vdc, V_{GS} = 5.0 Vdc, I_{L} = 1.8 Apk, L = 160 mH, R_{G} = 25 Ω) (Note 3)	E _{AS}	273	mJ
Operating and Storage Temperature Range (Note 4)	T _J , T _{stg}	−55 to 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface mounted onto minimum pad size (100 sq/mm) FR4 PCB, 1 oz cu.
- Mounted onto 1" square pad size (700 sq/mm) FR4 PCB, 1 oz cu.
 Not subject to Production Test
- 4. Normal pre-fault operating range. See thermal limit range conditions.

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS	1	<u>I</u>	ı		I	
Drain-to-Source Clamped Brea (V _{GS} = 0 V, I _D = 2 mA)	V _{(BR)DSS}	36	40	44	V	
Zero Gate Voltage Drain Current (V _{DS} = 32 V, V _{GS} = 0 V)			-	27	100	μΑ
Gate Input Current (V _{GS} = 5.0 V, V _{DS} = 0 V)		I _{GSS}	-	45	200	μΑ
ON CHARACTERISTICS						
Gate Threshold Voltage (V_{DS} = V_{GS} , I_{D} = 150 μ A) Threshold Temperature Coeffici			1.0	1.85 5.0	2.2	V -mV/°C
Static Drain-to-Source On-Rec (V _{GS} = 10 V, I _D = 2.0 A, T _J @ 2		R _{DS(on)}	-	110	130	mΩ
Static Drain-to-Source On-Recovers (V _{GS} = 5.0 V, I _D = 2.0 A, T _J @ 2 (V _{GS} = 5.0 V, I _D = 2.0 A, T _J @ $^{\circ}$	25°C)	R _{DS(on)}	- -	130 240	150 270	mΩ
Source-Drain Forward On Voltage (I _S = 7.0 A, V _{GS} = 0 V)			-	0.9	1.1	V
SWITCHING CHARACTERISTI	CS (Note 6)					
Turn-on Delay Time	$\begin{aligned} R_L &= 6.6 \ \Omega, \ V_{in} = 0 \ to \ 10 \ V, \\ V_{DD} &= 13.8 \ V, \ I_D = 2.0 \ A, \ 10\% \ V_{in} \ to \ 10\% \ I_D \end{aligned}$	td _(on)	-	97	115	ns
Turn-on Rise Time	$R_L = 6.6 \ \Omega, \ V_{in} = 0 \ to \ 10 \ V, \ V_{DD} = 13.8 \ V, \ I_D = 2.0 \ A, \ 10\% \ I_D \ to \ 90\% \ I_D$		-	282	300	ns
Turn-off Delay Time	$\begin{aligned} R_L &= 6.6 \ \Omega, \ V_{in} = 0 \ to \ 10 \ V, \\ V_{DD} &= 13.8 \ V, \ I_D = 2.0 \ A, \ 90\% \ V_{in} \ to \ 90\% \ I_D \end{aligned}$	td _(off)	-	930	1020	ns
Turn-off Fall Time	f Fall Time $\begin{aligned} R_L = 6.6~\Omega, \ V_{in} = 0 \ \text{to} \ 10~V, \\ V_{DD} = 13.8~V, \ I_D = 2.0~A, \ 90\% \ I_D \ \text{to} \ 10\% \ I_D \end{aligned}$		-	690	750	ns
Slew Rate ON	ew Rate ON $ \begin{array}{c} {\rm R_{L}=6.6~\Omega,V_{in}=0\;to\;10\;V,} \\ {\rm V_{DD}=13.8~V,I_{D}=2.0\;A,70\%\;to50\%\;V_{DD}} \end{array} $		-	64	-	V/μs
Slew Rate OFF $ \begin{array}{c} {\sf R_L = 6.6~\Omega,V_{in} = 0~to~10~V,} \\ {\sf V_{DD} = 13.8~V,I_D = 2.0~A,50\%~to~70\%~V_{DD}} \end{array} $		dV _{DS} /dT _{off}	-	28	_	V/μs
SELF PROTECTION CHARACT	TERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted) (Note	∋ 7)				
Current Limit $ \begin{array}{c} V_{DS} = 10 \text{ V}, V_{GS} = 5.0 \text{ V}, T_J = 25^{\circ}\text{C (Note 8)} \\ V_{DS} = 10 \text{ V}, V_{GS} = 5.0 \text{ V}, T_J = 100^{\circ}\text{C (Note 6, 8)} \\ V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, T_J = 25^{\circ}\text{C (Note 6, 8)} \\ \end{array} $		I _{LIM}	4.0 4.0 –	6.5 5.5 7.9	11 11 -	А
Temperature Limit (Turn-off)	off) V _{GS} = 5.0 V (Note 6)		150	180	200	°C
Thermal Hysteresis	V _{GS} = 5.0 V	$\Delta T_{LIM(on)}$	-	10	-	°C
Temperature Limit (Turn-off)	urn-off) V _{GS} = 10 V (Note 6)		150	180	200	°C
Thermal Hysteresis V _{GS} = 10 V		$\Delta T_{LIM(on)}$	-	20	-	°C
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		I _{g(fault)}	5.5 12	5.2 11	-	mA
ESD ELECTRICAL CHARACTE	RISTICS (T _J = 25°C unless otherwise noted)					
Electrostatic Discharge Capability Human Body Model (HBM) Machine Model (MM) (Note 6)		ESD	4000 400	- -	_ _	V

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Not subject to Production Test
 Fault conditions are viewed as beyond the normal operating range of the part.
- 8. Current limit measured at 380 μs after gate pulse.

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

21 TYPICAL PERFORMANCE CURVES



12000 10000 8000 (V_{DS} = 0 V T_A = 200°C 4000 2000 6 7 8 9 10 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Diode Forward Voltage vs. Current

Figure 8. Input Current vs. Gate Voltage





Figure 9. Short Circuit Response*

^{*(}Actual thermal cycling response in short circuit dependent on device power level, thermal mounting, and ambient temperature conditions)

DPAK (SINGLE GAUGE)

CASE 369C ISSUE G

DATE 31 MAY 2023







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY.

 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS		
MIM	MIN.	MAX.	MIN.	MAX.	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
ھ	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b 3	0.180	0.215	4.57	5.46	
Ū	0.018	0.024	0.46	0.61	
-2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Η	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114 REF		2.90 REF		
L2	0.020	BSC	0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040	-	1.01	
Z	0.155		3.93		







BOTTOM VIEW

BOTTOM VIEW


ALTERNATE CONSTRUCTIONS





CW ROTATED 90°

GENERIC MARKING DIAGRAM*



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT* *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

S

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
COLLECTOR	DRAIN	CATHODE	2. ANODE	ANODE
EMITTER	SOURCE	ANODE	3. GATE	CATHODE
COLLECTOR	4. DRAIN	CATHODE	ANODE	ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. COLLECTOR 4. CATHODE 4. ANODE 4. CATHODE

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales