Ultra-Low 0.35 Ω Dual SPDT Analog Switch

The NLAS5223C is an advanced CMOS analog switch fabricated in Sub–micron silicon gate CMOS technology. The device is a dual Independent Single Pole Double Throw (SPDT) switch featuring Ultra–Low R_{ON} of 0.35 Ω , at V_{CC} = 4.3 V.

The part also features guaranteed Break Before Make (BBM) switching, assuring the switches never short the driver.

Features

- Ultra–Low R_{ON}, 0.35 Ω (typ) at V_{CC} = 4.3 V
- NLAS5223C Interfaces with 2.8 V Chipset
- NLAS5223CL Interfaces with 1.8 V Chipset
- Single Supply Operation from 1.65–4.5 V
- Full 0–V_{CC} Signal Handling Capability
- High Off-Channel Isolation
- Low Standby Current, < 50 nA
- Low Distortion
- R_{ON} Flatness of 0.15 Ω
- High Continuous Current Capability
 - ♦ ±320 mA Through Each Switch
- Large Current Clamping Diodes at Analog Inputs
 - ◆ ±100 mA Continuous Current Capability
- Package:
 - ◆ 1.4 x 1.8 x 0.55 mm UQFN10 Pb-Free
- These are Pb-Free Devices

Applications

- Cell Phone Audio Block
- Speaker and Earphone Switching
- Ring-Tone Chip/Amplifier Switching
- Modems



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM



UQFN10 CASE 488AT




XX = Specific Device Code

M = Date Code/Assembly Location

= Pb-Free Device

(Note: Microdot may be in either location)



FUNCTION TABLE

| IN 1, 2 | NO 1, 2 | NC 1, 2 |
|---------|---------|---------|
| 0 | OFF | ON |
| 1 | ON | OFF |

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 1. Logic Equivalent Circuit

PIN DESCRIPTION

| QFN PIN # | Symbol | Name and Function |
|-------------|------------------------|-------------------------|
| 2, 5, 7, 10 | NC1 to NC2, NO1 to NO2 | Independent Channels |
| 4, 8 | IN1 and IN2 | Controls |
| 3, 9 | COM1 and COM2 | Common Channels |
| 6 | GND | Ground (V) |
| 1 | V _{CC} | Positive Supply Voltage |

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|----------------------|--|------------------------------------|------|
| V _{CC} | Positive DC Supply Voltage | -0.5 to +7.0 | V |
| V _{IS} | Analog Input Voltage (V _{NO} , V _{NC} , or V _{COM}) | $-0.5 \le V_{IS} \le V_{CC} + 0.5$ | V |
| V _{IN} | Digital Select Input Voltage | $-0.5 \le V_{IN} \le +5.5$ | V |
| I _{anl1} | Continuous DC Current from COM to NC/NO | ±320 | mA |
| I _{anl-pk1} | Peak Current from COM to NC/NO, 10% Duty Cycle, 100 ms = t _{ON} (Note 1) | ±600 | mA |
| I _{anl-pk2} | Instantaneous Peak Current from COM to NC/NO, 10% Duty Cycle, $t_{\mbox{\scriptsize ON}}$ < 1 $\mu \mbox{\scriptsize s}$ | ±850 | mA |
| I _{clmp} | Continuous DC Current into COM/NO/NC with Respect to V _{CC} or GND | ±100 | mA |
| ESD | ESD Withstand Voltage Human Body Model (HBM) | >3000 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Defined as 10% ON, 90% OFF Duty Cycle.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|---------------------------------|---|------|-----------------|------|
| V _{CC} | DC Supply Voltage | 1.65 | 4.5 | V |
| V _{IN} | Digital Select Input Voltage (OVT) Overvoltage Tolerance | GND | 4.5 | V |
| V _{IS} | Analog Input Voltage (NC, NO, COM) | GND | V _{CC} | V |
| T _A | Operating Temperature Range | -40 | +85 | °C |
| t _r , t _f | Input Rise or Fall Time, SELECT $V_{CC} = 1.6 \text{ V} - 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V} - 4.5 \text{ V}$ | | 20 10 | ns/V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

NLAS5223C DC CHARACTERISTICS - DIGITAL SECTION (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | |
|------------------|---|--|-----------------|------------------|----------------|------|
| Symbol | Parameter | Condition | V _{CC} | 25°C | -40°C to +85°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage, Select Inputs | | 3.0 4.3 | 1.4 2.0 | 1.4 2.0 | V |
| V _{IL} | Maximum Low-Level Input Voltage, Select Inputs | | 3.0 4.3 | 0.7 0.8 | 0.7 0.8 | V |
| I _{IN} | Maximum Input Leakage Current, Select Inputs | V _{IN} = V _{CC} or GND | 4.3 | ±0.1 | ±1.0 | μΑ |
| I _{OFF} | Power Off Leakage Current | V _{IN} = V _{CC} or GND | 0 | ±0.5 | ±2.0 | μА |
| I _{CC} | Maximum Quiescent Supply Current (Note 2) | Select and $V_{IS} = V_{CC}$ or GND | 1.65 to 4.5 | ±1.0 | ±2.0 | μΑ |

^{2.} Guaranteed by design. Resistance measurements do not include test circuit or package resistance.

NLAS5223C DC ELECTRICAL CHARACTERISTICS - ANALOG SECTION

| | | | | Gua | ranteed | Maximur | n Limit | |
|----------------------|--|---|-----------------|------|--------------|---------|--------------|------|
| | | | | 25 | °C | -40°C t | o +85°C | |
| Symbol | Parameter | Condition | V _{CC} | Min | Max | Min | Max | Unit |
| R _{ON} | NC/NO On–Resistance (Note 3) | $V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$ $V_{IS} = GND$ to V_{CC} $I_{COM} = 100$ mA | 3.0 4.3 | | 0.4 0.35 | | 0.5 0.4 | Ω |
| R _{FLAT} | NC/NO On–Resistance Flatness (Notes 3 and 4) | I _{COM} = 100 mA V _{IS} = 0 to V _{CC} | 3.0 4.3 | | 0.16 0.11 | | 0.20 0.14 | Ω |
| ΔR _{ON} | On-Resistance Match Between Channels (Notes 3 and 5) | V _{IS} = 1.5 V; I _{COM} = 100 mA V _{IS} = 2.2 V; I _{COM} = 100 mA | 3.0 4.3 | | 0.05 0.05 | | 0.05 0.05 | Ω |
| I _{NC(OFF)} | NC or NO Off Leakage Current (Note 3) | $ \begin{aligned} & V_{IN} = V_{IL} or V_{IH} \\ & V_{NO} or V_{NC} = 0.3 V \\ & V_{COM} = 4.0 V \end{aligned} $ | 4.3 | -5.0 | 5.0 | -50 | 50 | nA |
| I _{COM(ON)} | COM ON Leakage Current (Note 3) | $\begin{aligned} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{NO} \text{ 0.3 V or 4.0 V with} \\ &V_{NC} \text{ floating or} \\ &V_{NC} \text{ 0.3 V or 4.0 V with} \\ &V_{NO} \text{ floating} \\ &V_{COM} = \text{ 0.3 V or 4.0 V} \end{aligned}$ | 4.3 | -10 | 10 | -100 | 100 | nA |

^{3.} Guaranteed by design. Resistance measurements do not include test circuit or package resistance.

^{4.} Flatness is defined as the difference between the maximum and minimum value of On–resistance as measured over the specified analog signal ranges.

^{5.} $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$ between NC1 and NC2 or between NO1 and NO2.

NLAS5223CL DC CHARACTERISTICS - DIGITAL SECTION (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | |
|------------------|--|--|-----------------|------------------|----------------|------|
| Symbol | Parameter | Condition | V _{CC} | 25°C | -40°C to +85°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage, Select Inputs | | 3.0 4.3 | 1.3 1.6 | 1.3 1.6 | V |
| V _{IL} | Maximum Low-Level Input Voltage, Select Inputs | | 3.0 4.3 | 0.5 0.6 | 0.5 0.6 | V |
| I _{IN} | Maximum Input Leakage Current, Select Inputs | V _{IN} = 4.5 V or GND | 4.3 | ±0.1 | ±1.0 | μΑ |
| I _{OFF} | Power Off Leakage Current | V _{IN} = 4.5 V or GND | 0 | ±0.5 | ±2.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current | Select and V _{IS} = V _{CC} or GND | 1.65 to 4.5 | ±1.0 | ±2.0 | μΑ |
| I _{CCV} | Maximum Quiescent Supply Current, Low Voltage Driving (Note 6) | V _{IS} = V _{CC} or GND V _{IN} = 1.65 V | 4.3 | ±145 | ±150 | μΑ |
| | | V _{IS} = V _{CC} or GND V _{IN} = 1.80 V | | ±125 | ±130 | |
| | | V _{IS} = V _{CC} or GND V _{IN} = 2.60 V | | ±50 | ±55 | |

^{6.} Guaranteed by design. Resistance measurements do not include test circuit or package resistance.

NLAS5223CL DC ELECTRICAL CHARACTERISTICS - ANALOG SECTION

| | | | | Gua | ranteed | Maximur | n Limit | |
|--|--|---|-----------------|-----|--------------|---------|--------------|------|
| | | | | 25 | °C | -40°C t | o +85°C | |
| Symbol | Parameter | Condition | V _{CC} | Min | Max | Min | Max | Unit |
| R _{ON} | NC/NO On–Resistance (Note 7) | $\begin{aligned} &V_{IN} = V_{IL} \text{ or } V_{IN} = V_{IH} \\ &V_{IS} = GND \text{ to } V_{CC} \\ &I_{COM} = 100 \text{ mA} \end{aligned}$ | 3.0 4.3 | | 0.4 0.35 | | 0.5 0.4 | Ω |
| R _{FLAT} | NC/NO On–Resistance Flatness (Notes 7 and 8) | I _{COM} = 100 mA V _{IS} = 0 to V _{CC} | 3.0 4.3 | | 0.16 0.11 | | 0.20 0.14 | Ω |
| ΔR _{ON} | On–Resistance Match Between Channels (Notes 7 and 9) | V _{IS} = 1.5 V; I _{COM} = 100 mA V _{IS} = 2.2 V; I _{COM} = 100 mA | 3.0 4.3 | | 0.05 0.05 | | 0.05 0.05 | Ω |
| I _{NC(OFF)} I _{NO(OFF)} | NC or NO Off Leakage Current (Note 7) | $ \begin{array}{c} V_{IN} = V_{IL} \text{ or } V_{IH} \\ V_{NO} \text{ or } V_{NC} = 0.3 \text{ V} \\ V_{COM} = 4.0 \text{ V} \end{array} $ | 4.3 | -10 | 10 | -100 | 100 | nA |
| I _{COM(ON)} | COM ON Leakage Current (Note 7) | $\begin{aligned} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{NO} \text{ 0.3 V or 4.0 V with} \\ &V_{NC} \text{ floating or} \\ &V_{NC} \text{ 0.3 V or 4.0 V with} \\ &V_{NO} \text{ floating} \\ &V_{COM} = 0.3 \text{ V or 4.0 V} \end{aligned}$ | 4.3 | -10 | 10 | -100 | 100 | nA |

^{7.} Guaranteed by design. Resistance measurements do not include test circuit or package resistance.

^{8.} Flatness is defined as the difference between the maximum and minimum value of On–resistance as measured over the specified analog signal ranges.

^{9.} $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$ between NC1 and NC2 or between NO1 and NO2.

AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ ns}$)

| | | | | | Guaranteed Maximum Limit | | | | | |
|------------------|-----------------------------------|---|-----------------|-----------------|--------------------------|------|-----|----------|---------|------|
| | | | V _{CC} | V _{IS} | | 25°C | | –40°C to | o +85°C | = |
| Symbol | Parameter | Test Conditions | (V) | (V) | Min | Тур* | Max | Min | Max | Unit |
| t _{ON} | Turn-On Time | $R_L = 50 \Omega$, $C_L = 35 pF$ (Figures 3 and 4) | 2.3 – 4.5 | 1.5 | | | 50 | | 60 | ns |
| tOFF | Turn-Off Time | $R_L = 50 \Omega$, $C_L = 35 pF$ (Figures 3 and 4) | 2.3 – 4.5 | 1.5 | | | 30 | | 40 | ns |
| t _{BBM} | Minimum Break-Before-Make Time | $V_{IS} = 3.0$ $R_L = 50 \Omega$, $C_L = 35 pF$ (Figure 2) | 3.0 | 1.5 | 2 | 15 | | | | ns |


| | | Typical @ 25, V _{CC} = 3.6 V | |
|--------------------|---|---------------------------------------|----|
| C _{IN} | Control Pin Input Capacitance | 3.5 | pF |
| C _{NO/NC} | NO, NC Port Capacitance | 60 | pF |
| C _{COM} | COM Port Capacitance When Switch is Enabled | 200 | pF |

^{*}Typical Characteristics are at 25°C.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

| | | | V _{CC} | 25°C | |
|------------------|--|--|-----------------|---------|------|
| Symbol | Parameter | Condition | (V) | Typical | Unit |
| BW | Maximum On–Channel –3 dB Bandwidth or Minimum Frequency Response | V _{IN} centered between V _{CC} and GND (Figure 5) | 1.65 – 4.5 | 24 | MHz |
| V _{ONL} | Maximum Feed-through On Loss | $V_{IN} = 0$ dBm @ 100 kHz to 50 MHz V_{IN} centered between V_{CC} and GND (Figure 5) | 1.65 – 4.5 | -0.06 | dB |
| V _{ISO} | Off-Channel Isolation | $f = 100 \text{ kHz}$; $V_{IS} = 1 \text{ V RMS}$; $C_L = 5.0 \text{ pF}$ V_{IN} centered between V_{CC} and GND (Figure 5) | 1.65 – 4.5 | -68 | dB |
| Q | Charge Injection Select Input to Common I/O | $V_{IN} = V_{CC \text{ to}}$ GND, $R_{IS} = 0 \Omega$, $C_L = 1.0 \text{ nF}$ Q = $C_L \times DV_{OUT}$ (Figure 6) | 1.65 – 4.5 | 38 | pC |
| THD | Total Harmonic Distortion THD + Noise | $\rm F_{IS}$ = 20 Hz to 20 kHz, $\rm R_L$ = $\rm R_{gen}$ = 600 $\Omega,$ $\rm C_L$ = 50 pF $\rm V_{IS}$ = 2.0 V RMS | 3.0 | 0.08 | % |
| VCT | Channel-to-Channel Crosstalk | f = 100 kHz; V_{IS} = 1.0 V RMS, C_L = 5.0 pF, R_L = 50 Ω V_{IN} centered between V_{CC} and GND (Figure 5) | 1.65 – 4.5 | -70 | dB |

^{10.} Off–Channel Isolation = 20log10 (V_{COM}/V_{NO}), V_{COM} = output, V_{NO} = input to off switch.







Figure 2. t_{BBM} (Time Break-Before-Make)







Figure 3. t_{ON}/t_{OFF}







Figure 4. t_{ON}/t_{OFF}



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $V_{\rm ISO}$, Bandwidth and $V_{\rm ONL}$ are independent of the input signal direction.

$$V_{ISO}$$
 = Off Channel Isolation = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz

$$V_{ONL}$$
 = On Channel Loss = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3 dB below V_{ONL}

 V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω

Figure 5. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}




Figure 6. Charge Injection: (Q)





Figure 7. Cross Talk vs. Frequency (V_{CC} = 3.0 V)



FREQUENCY (Hz)

Figure 8. Bandwidth (V_{CC} = 3.0 V)




Figure 9. Total Harmonic Distortion $(V_{CC} = 3.0 \text{ V})$




Figure 10. Off Isolation (V_{CC} = 3.0 V)




Figure 11. On–Resistance vs. Input Voltage @ 25°C and V_{CC} = 3.0 V and 4.3 V




Figure 12. On–Resistance vs. Input Voltage @ V_{CC} = 3.0 V, T_A = -40°C to 85°C





Figure 13. On–Resistance vs. Input Voltage @ V_{CC} = 3.0 V, T_A = -40°C to 85°C

ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|-----------------|---------|---------------------|-----------------------|
| NLAS5223CMUTAG | AK | UQFN10 (Pb-Free) | 3000 / Tape & Reel |
| NLAS5223CLMUTAG | AU | UQFN10 (Pb-Free) | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






MOUNTING FOOTPRINT

BOTTOM VIEW

10 X

 0.05 С

0.10 C A B



UQFN10 1.4x1.8, 0.4P CASE 488AT

DATE 01 AUG 2007

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM
- FROM TERMINAL.

 COPLANARITY APPLIES TO THE EXPOSED PAD
 AS WELL AS THE TERMINALS.

| | MILLIMETERS | | |
|-----|-------------|------|--|
| DIM | MIN | MAX | |
| Α | 0.45 | 0.60 | |
| A1 | 0.00 | 0.05 | |
| A3 | 0.127 REF | | |
| b | 0.15 | 0.25 | |
| D | 1.40 BSC | | |
| E | 1.80 BSC | | |
| е | 0.40 BSC | | |
| L | 0.30 | 0.50 | |
| L1 | 0.00 | 0.15 | |
| L3 | 0.40 | 0.60 | |

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

= Date Code Μ = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98AON22493D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|------------------------------|---|-------------|
| DESCRIPTION: | 10 PIN UQFN, 1.4 X 1.8, 0.4P | | PAGE 1 OF 1 |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales