

Serial (SPI) Tri-Color LED Driver

NLSF595

The NLSF595 is advanced CMOS shift register with open drain outputs fabricated with 0.6 μm silicon gate CMOS technology. This device is used in conjunction with a microcontroller, with only one dedicated line. All pins have Overvoltage Protection that allows voltages above V_{CC} up to 5.5 V to be present on the pins without damage or disruption of operation of the part, regardless of the operating voltage. This device may be used between 2.0 and 5.5 volts, the output driver level may be independent of supply voltage: 0–5.5 volts.

Features

- Parallel Outputs are Open Drain Capable of Sinking > 12 mA
 - ◆ Output Withstands up to +5.5 Regardless of V_{CC}
- Standard Serial (SPI) Interface, Data, Clock, Enable (Low)
- All Inputs CMOS Level Compatible
- Frees up I/O around a Microcontroller
- Only One Pin Dedicated to this Device (Latch Enable)
- Output Enable may be Permanently Pulled Low
- High Speed Clocking, Fmax > 25 MHz (Shift Clock)
- Eight Bits Parallel Output
- Double Buffered Outputs, so Register may Fill without Affecting Output
- STD CMOS Serial Output, may be used to Cascade more than One Device

1

- Each Part Controls Two Tri-Color LEDs
- Two Devices can Control 5 Tri-Color LEDs
- Low Leakage: $I_{CC} = 2.0 \mu A$ (Max) at $T_A = 25 \,^{\circ}C$
- Latchup Performance Exceeds 100 mA
- QFN-16/TSSOP-16 Packages
- ESD Performance:
 - ♦ Human Body Model; > 2000 V
- Functionally Similar to the Popular 74VHC595
- These Devices are Pb-Free and are RoHS Compliant

MARKING DIAGRAMS




QFN-16 MN SUFFIX CASE 485G





TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.




Figure 1. Pin Assignment (TSSOP-16)

Figure 2. IEC Logic Symbol




Figure 3. Pin Assignment (QFN-16)




Figure 4. Expanded Logic Diagram

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +6.5	٧
V _{IN}	DC Input Voltage		-0.5 to +6.5	٧
V _{OUT}	DC Output Voltage		-0.5 to V _{CC} +0.5	٧
I _{IN}	DC Input Current, per Pin		±20	mA
I _{OUT}	DC Output Current, per Pin		+50	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins		±75	mA
I _{IK}	Input Clamp Current		-20	mA
I _{OK}	Output Clamp Current		±50	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		260	°C
T_J	Junction Temperature Under Bias		+150	°C
θ_{JA}	Thermal Resistance (Note 2)	QFN-16 TSSOP-16	118 159	°C/W
P_{D}	Power Dissipation in Still Air at 25 °C	QFN-16 TSSOP-16	1062 787	mW
MSL	Moisture Sensitivity		Level 1	-
F _R	Flammability Rating Oxygen Index: 28 to 34		UL 94 V-0 @ 0.125 in.	-
V _{ESD}	ESD Withstand Voltage (Note 3)	Human Body Model Charged Device Model	2000 N/A	V
ILatchup	Latchup Performance (Note 4)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Applicable to devices with outputs that may be tri-stated.

2. Measured with minimum pad spacing on an FR4 board, using 76mm-by-114mm, 2-ounce copper trace no air flow per JESD51-7.

3. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A

- (Machine Model) be discontinued.
 4. Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Units
V _{CC}	DC Supply Voltage	2.0	5.5	V
V _{IN}	DC Input Voltage	0	5.5	V
V _{OUT}	DC Output Voltage	0	V _{CC}	V
T _A	Operating Temperature Range, all Package Types	-55	125	°C
t _r , t _f	Input Rise or Fall Time $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0	50 15	ns/V

FUNCTION TABLE

			Inputs				Resulting F	unction	
Operation	Reset (SCLR)	Serial Input (SI)	Shift Clock (SCK)	Reg Clock (RCK)	Output Enable (OE)	Shift Register Contents	Storage Register Contents	Serial Output (SQH)	Parallel Outputs (QA – QH)
Clear shift register	L	Х	Х	L, H, ↓	L	L	U	L	U
Shift data into shift register	Н	D	↑	L, H, ↓	L	$D \rightarrow SR_A;$ $SR_N \rightarrow SR_{N+1}$	U	SR _G →SR _H	U
Registers remains unchanged	Н	Х	L, H, ↓	Х	L	U	**	U	**
Transfer shift register contents to storage register	Н	Х	L, H, ↓	1	L	U	SR _N →STR _N	*	SR _N
Storage register remains unchanged	Х	Х	Х	L, H, ↓	L	*	U	*	U
Enable parallel outputs	Х	Х	Х	Х	L	*	**	*	Enabled
Force outputs into high impedance state	Х	Х	Х	Х	Н	*	**	*	Z

SR = shift register contents STR = storage register contents

D = data (L, H) logic level U = remains unchanged

^{↓ =} High-to-Low ↑ = Low-to-High

^{* =} depends on Reset and Shift Clock inputs ** = depends on Register Clock input

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	Т	A = 25	°C	T _A ≤	85 °C	T _A ≤ 1	l25 °C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Units
V _{IH}	Minimum High-Level Input Voltage		2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85			1.5 2.1 3.15 3.85		1.5 2.1 3.15 3.85		V
V _{IL}	Maximum Low-Level Input Voltage		2.0 3.0 4.5 5.5			0.59 0.9 1.35 1.65		0.59 0.9 1.35 1.65		0.59 0.9 1.35 1.65	V
V _{OH}	Minimum High-Level Serial Output Only Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
	$V_{IN} = V_{IH}$ or V_{IL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		
V _{OL}	Maximum Low-Level Output Voltage V _{IN} = V _{IH} or V _{IL}	I _{OL} = 50 μA	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		I _{OL} = 4 mA I _{OL} = 8 mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
V _{OL2}	Maximum Low-Level Output Voltage with Max. Load V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20 mA I _{OL} = 25 mA	3.0 4.5		0.8 0.5	1.0 0.6		1.1 0.7		1.25 0.8	V
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			4.0		40.0		40.0	μΑ
I _{OZ}	Three-State Output Off-State Current QA-QH	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or }$ GND	5.5			±0.25		±2.5		±2.5	μΑ
I _{LKG}	Active (2) State Off Output Leakage Current QA-QH	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or }$ GND	5.5			±0.25		±2.5		±2.5	μΑ
I _{OFF}	Power Off Output Leakage All Outputs	V _{IN} = 0 or 5.5 V V _{OUT} = 5.5 V	0			±0.25		±2.5		±2.5	μА

AC ELECTRICAL CHARACTERISTICS

				Т	A = 25 °	Č.	T _A ≤	85 °C	T _A ≤	125 °C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Min	Max	Units
f _{max}	Maximum Clock Frequency	$V_{CC} = 3.3 \pm 0.3 \text{ V}$		80	150		70		70		MHz
	(50% Duty Cycle)	$V_{CC} = 5.0 \pm 0.5 \text{ V}$		135	185		115		115		1
t _{PLH} , t _{PHL}	Propagation Delay, SCK to SQH	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15 pF$ $C_L = 50 pF$		8.8 11.3	13.0 16.5	1.0 1.0	15.0 18.5	1.0 1.0	15.0 18.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$		6.2 7.7	8.2 10.2	1.0 1.0	9.4 11.4	1.0 1.0	9.4 11.4	
t _{PHL}	Propagation Delay, SCLR to SQH	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$		8.4 10.9	12.8 16.3	1.0 1.0	13.7 17.2	1.0 1.0	13.7 17.2	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15 pF$ $C_L = 50 pF$		5.9 7.4	8.0 10.0	1.0 1.0	9.1 11.1	1.0 1.0	9.1 11.1	
t _{PLZ}	Output Disable Time RCK to QA-QH Output Enable Time RCK to QA-QH	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_{L} = 50 \text{ pF}$		7.7 10.2 5.4 6.9	11.9 15.4 7.4 9.4	1.0 1.0 1.0 1.0	13.5 17.0 8.5 10.5	1.0 1.0 1.0 1.0	13.5 17.0 8.5 10.5	ns
t _{PZL}	Output Disable Time RCK to QA-QH Output Enable Time RCK to QA-QH	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$	C_L = 15 pF C_L = 50 pF C_L = 15 pF C_L = 50 pF		7.7 10.2 5.4 6.9	11.9 15.4 7.4 9.4	1.0 1.0 1.0 1.0	13.5 17.0 8.5 10.5	1.0 1.0 1.0 1.0	13.5 17.0 8.5 10.5	ns
t _{PZL}	Output Enable Time, OE to QA-QH	V_{CC} = 3.3 \pm 0.3 V R_L = 1 $k\Omega$	C _L = 15 pF C _L = 50 pF		7.5 9.0	11.5 15.0	1.0 1.0	13.5 17.0	1.0 1.0	13.5 17.0	ns
		V_{CC} = 5.0 \pm 0.5 V R_L = 1 $k\Omega$	$C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$		4.8 8.3	8.6 10.6	1.0 1.0	10.0 12.0	1.0 1.0	10.0 12.0	
t _{PLZ}	Output Disable Time, OE to QA-QH	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1 \text{ k}\Omega$	C _L = 50 pF		12.1	15.7	1.0	16.2	1.0	16.2	ns
		V_{CC} = 5.0 \pm 0.5 V R _L = 1 k Ω	C _L = 50 pF		7.6	10.3	1.0	11.0	1.0	11.0	
C _{IN}	Input Capacitance				4	10		10		10	pF
C _{OUT}	Three-State Output Capacitance (Output in High-Impedance State), QA-QH				6			10		10	pF

		Typical @ 25 °C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Note 5)	87	рF


^{5.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no-load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.

NOISE CHARACTERISTICS (Input $\rm t_f = t_f = 3.0~ns,~C_L = 50~pF,~V_{CC} = 5.0~V)$

		T _A = 25 °C		
Symbol	Characteristic	Тур	Max	Units
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.8	1.0	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-0.8	-1.0	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V

TIMING REQUIREMENTS

		V _{CC}	T _A =	: 25 °C	T _A = - 40 to 85 °C	T _A = - 55 to 125 °C	
Symbol	Parameter	V	Тур	Limit	Limit	Limit	Units
t _{su}	Setup Time, SI to SCK	3.3 5.0		3.5 3.0	3.5 3.0	3.5 3.0	ns
t _{su(H)}	Setup Time, SCK to RCK	3.3 5.0		8.0 5.0	8.5 5.0	8.5 5.0	ns
t _{su(L)}	Setup Time, SCLR to RCK	3.3 5.0		8.0 5.0	9.0 5.0	9.0 5.0	ns
t _h	Hold Time, SI to SCK	3.3 5.0		1.5 2.0	1.5 2.0	1.5 2.0	ns
t _{h(L)}	Hold Time, SCLR to RCK	3.3 5.0		0 0	0 0	1.0 1.0	ns
t _{rec}	Recovery Time, SCLR to SCK	3.3 5.0		3.0 2.5	3.0 2.5	3.0 2.5	ns
t _w	Pulse Width, SCK or RCK	3.3 5.0		5.0 5.0	5.0 5.0	5.0 5.0	ns
t _{w(L)}	Pulse Width, SCLR	3.3 5.0		5.0 5.0	5.0 5.0	5.0 5.0	ns







Figure 5. NLSF595 Shown Driving 5 3-Color LEDs

TEST CIRCUITS



Test	Switch Position	C _L	R_{L}
t _{PLH} / t _{PHL}	Open	See AC Characteristics	1 kΩ
t _{PLZ} / t _{PZL}	V _{CC}	Table	
t _{PHZ} / t _{PZH}	GND		

 $^{\star}C_L$ Includes probe and jig capacitance Input $t_R = t_F = 3 \text{ ns}$

Figure 6. Test Circuits

SWITCHING WAVEFORMS




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13. Timing Diagram




Figure 14. NLSF595 Example




Figure 15. Input Equivalent Circuit

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NLSF595MNR2G	SF 595	QFN-16 (Pb-Free)	3000 Units / Tape & Reel
NLSF595DTR2G	NLSF 595	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.





PIN ONE

LOCATION

2X 0.10 C

2X 0.10 C

// 0.05 C

QFN16 3x3, 0.5P

CASE 485G ISSUE G

DATE 08 OCT 2021


NOTES:

Α


В

Ē

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS.
 THE TERMINALS.




DETAIL B
ALTERNATE
CONSTRUCTIONS




DETAIL A
ALTERNATE TERMINAL
CONSTRUCTIONS

	MILLIME				
DIM	MIN.	N□M.	MAX.		
Α	0.80	0.90	1.00		
A1	0.00	0.03	0.05		
A3		0.20 REF			
b	0.18	0.24	0.30		
D	3.00 BSC				
DS	1.65	1.75	1.85		
Е		3.00 BSC	;		
E2	1.65	1.75	1.85		
e		0.50 BSC	;		
k	0.18 TYP				
L	0.30	0.40	0.50		
L1	0.00	0.08	0.15		
	•				

MOUNTING FOOTPRINT






TOP VIEW

┅┅

DETAIL B

回



GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON04795D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	QFN16 3X3, 0.5P		PAGE 1 OF 1				

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


DATE 19 OCT 2006



☐ 0.10 (0.004)

SEATING PLANE

D




TSSOP-16 WB

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0 °	8°	0 °	8 °

RECOMMENDED SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER: 98ASH70247A		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

DETAIL E

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales