







OPA241, OPA2241, OPA4241, OPA251, OPA2251, OPA4251 SBOS075A - SEPTEMBER 2000 - REVISED JUNE 2024

OPAx241, OPAx251 Single-Supply, MicroPower Operational Amplifiers

1 Features

OPAx241 family optimized for 5V supply

OPAx251 family optimized for ±15V supply

Micro power: $I_0 = 25\mu A$ Single-supply operation

Rail-to-rail output (within 50mV)

Wide supply range

 Single supply: 2.7V to 36V Dual supply: ±1.35V to ±18V Low offset voltage: ±250µV max

High common-mode rejection: 124dB

High open-loop gain: 128dB Single, dual, and quad

2 Applications

Battery operated instruments

Portable devices

Medical instruments

Test equipment

3 Description

The OPA241, OPA2241, OPA4241 (OPAx241), OPA251, OPA2251, OPA4251 (OPAx251) devices are specifically designed for battery-powered, portable applications. In addition to very low power consumption (25µA), these amplifiers feature low offset voltage, rail-to-rail output swing, high commonmode rejection, and high open-loop gain.

The OPAx241 series is optimized for operation at low power supply voltage while the OPAx251 series is optimized for high-power supplies. Both series can operate from either single (2.7V to 36V) or

dual supplies (±1.35V to ±18V). The input commonmode voltage range extends 200mV less than the negative supply—an excellent choice for single-supply applications.


The OPAx241 and OPAx251 are unity-gain stable and can drive large capacitive loads. Special design considerations makes sure that these products are easy to use. High performance is maintained as the amplifiers swing to the specified limits. Because the initial offset voltage (±250µV max) is so low, user adjustment is usually not required. However, external trim pins are provided for special applications (single versions only).

The OPAx241 and OPAx251 are fully specified from -40°C to +85°C and operate from -55°C to +125°C.

Device Information

PART NUMBER	CHANNELS	PACKAGE ⁽¹⁾
OPA241	Single	D (SOIC, 8)
OFA241	Single	P (PDIP, 8)
OPA2241	Dual	D (SOIC, 8)
OPA2241	Duai	P (PDIP, 8)
OPA4241	Quad	N (PDIP, 14)
OFA4241	Quau	D (SOIC, 14)
OPA251	Single	D (SOIC, 8)
OPA2251	Dual	P (PDIP, 8)
OPA2251	Duai	D (SOIC, 8)
OPA4251	Quad	D (SOIC, 14)

For more information, see Section 9.



High-Common-Mode, Low-Power Difference Amplifier



Table of Contents

1 Features	5.8 Typical Characteristics11
2 Applications1	6 Application and Implementation16
3 Description	6.1 Applications Information16
4 Pin Configuration and Functions3	7 Device and Documentation Support19
5 Specifications5	7.1 Receiving Notification of Documentation Updates19
5.1 Absolute Maximum Ratings5	7.2 Support Resources19
5.2 Recommended Operating Conditions5	7.3 Trademarks19
5.3 Thermal Information for OPA241 and OPA2516	7.4 Electrostatic Discharge Caution19
5.4 Thermal Information for OPA2241 and OPA22516	7.5 Glossary19
5.5 Thermal Information for OPA4241 and OPA42516	8 Revision History19
5.6 Electrical Characteristics for $V_S = 2.7V$ to $5V$	9 Mechanical, Packaging, and Orderable Information 20



4 Pin Configuration and Functions




Figure 4-1. OPA241 and OPA251: D Package, 8-Pin SOIC and P Package, 8-Pin PDIP (Top View)

Table 4-1. Pin Functions: OPA241 and OPA251

P	IN	TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
+IN	3	Input	Noninverting input	
-IN	2	Input	Inverting input	
NC	8	No internal connection (can be left floating)		
OUT	6	Output	Output	
TRIM	1, 5	_	External offset voltage adjustment. See Section 6.1.2.	
V+	7	Power	Positive (highest) power supply	
V-	4	Power	Negative (lowest) power supply	




Figure 4-2. OPA2241 and OPA2251: D Package, 8-Pin SOIC, and P Package, 8-Pin PDIP (Top View)

Table 4-2. Pin Functions: OPA2241 and OPA2251

P	IN	TYPE	DESCRIPTION	
NAME	NO.	IIFE	DESCRIPTION	
+IN A	3	Input	Noninverting input, channel A	
+IN B	5	Input	Noninverting input, channel B	
–IN A	2	Input	Inverting input, channel A	
–IN B	6	Input	Inverting input, channel B	
OUT A	1	Output	Output, channel A	
OUT B	7	Output	Output, channel B	
V+	8	Power	Positive (highest) power supply	
V-	4	Power	Negative (lowest) power supply	






Figure 4-3. OPA4241 and OPA4251: D Package, 14-Pin SOIC (Top View)

Pin Functions: OPA4241 and OPA4251

	T III T UICUOIS. Of A4241 and Of A4231				
	PIN	TYPE	DESCRIPTION		
NAME	NO.	1172	DESCRIPTION		
+IN A	3	Input	Noninverting input, channel A		
+IN B	5	Input	Noninverting input, channel B		
+IN C	10	Input	Noninverting input, channel C		
+IN D	12	Input	Noninverting input, channel D		
–IN A	2	Input	Inverting input, channel A		
–IN B	6	Input	Inverting input, channel B		
–IN C	9	Input	Inverting input, channel C		
–IN D	13	Input	Inverting input, channel D		
OUT A	1	Output	Output, channel A		
OUT B	7	Output	Output, channel B		
OUT C	8	Output	Output, channel C		
OUT D	14	Output	Output, channel D		
V+	4	Power	Positive (highest) power supply		
V-	11	Power	Negative (lowest) power supply		



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
	Summit violations V = (VI) (V)	Single supply		36	
Vs	Supply voltage, $v_S = (v+) - (v-)$	upply voltage, $V_S = (V+) - (V-)$ Dual supply ±18 ignal input pin voltage Common-mode ⁽²⁾ $(V-) - 0.5$ $(V+) + 0.5$ Differential ⁽³⁾ ±0.5 Continuous	V		
	Signal input pin valtage	Common-mode ⁽²⁾	(V-) - 0.5	(V+) + 0.5	V
	Signal input pin voltage	Differential ⁽³⁾		±0.5	V
	Output short-circuit ⁽⁴⁾	Output short-circuit ⁽⁴⁾		S	
T _A	Operating temperature		-55	125	°C
TJ	Junction temperature	Junction temperature		150	°C
T _{stg}	Storage temperature		-55	125	°C
	Lead temperature (soldering, 10s)			300	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Input terminals are diode-clamped to the power supply rails. Current-limit input signals that can swing more that 0.5V beyond the supply rails to 5mA or less.
- (3) Input terminals are anti-parallel diode-clamped to each other. Current-limit input signals that cause differential voltage swings of more than ±0.5V to 5mA or less.
- (4) Short-circuit to ground, one amplifier per package.

5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V	Supply voltage, $V_S = (V+) - (V-)$	Single supply	2.7	30	36	V
V _S		Dual supply	±1.35	±15	±18	ľ
T _A	Operating temperature		-40		+85	°C



5.3 Thermal Information for OPA241 and OPA251

		OPA241 AI		
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter	D (SOIC)	P (PDIP)	UNIT
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	150	100	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	67.6	N/A	°C/W
R _{0JB}	Junction-to-board thermal resistance	75.4	N/A	°C/W
ΨЈТ	Junction-to-top characterization parameter	15.1	N/A	°C/W
ΨЈВ	Junction-to-board characterization parameter	74.2	N/A	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.4 Thermal Information for OPA2241 and OPA2251

		OPA2241 AN	ND OPA2251		
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance	D (SOIC)	P (PDIP)	UNIT	
		8 PINS	8 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	150	100	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	61.0	N/A	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	68.3	N/A	°C/W	
ΨЈТ	Junction-to-top characterization parameter	10.8	N/A	°C/W	
ΨЈВ	Junction-to-board characterization parameter	67.4	N/A	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Thermal Information for OPA4241 and OPA4251

		OPA4241 AN	ID OPA4251	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	P (PDIP)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100	80	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	N/A	N/A	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	N/A	N/A	°C/W
ΨЈТ	Junction-to-top characterization parameter	N/A	N/A	°C/W
ΨЈВ	Junction-to-board characterization parameter	N/A	N/A	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.6 Electrical Characteristics for $V_S = 2.7V$ to 5V

at T_A = 25°C, V_{CM} = V_{OUT} = midsupply, and R_L = 100k Ω connected to V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE		<u> </u>				
		224 244			±50	±250	
		OPAx241	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		±100	±400	.,
V _{OS}	Input offset voltage	224 254			±100		μV
		OPAx251	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		±130		
-1\/ /-IT		T = 40°C t= 105°C	OPAx241		±0.4		
dV _{OS} /dT	Input offset voltage drift	$T_A = -40$ °C to +85°C	OPAx251		±0.6		μV/°C
DCDD	Power supply rejection	V = 0.7V/+- 20V/			±3	±30	
PSRR	ratio	V _S = 2.7V to 36V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±30	μV/V
	Channel separation, (dual, quad)				0.3		μV/V
INPUT B	IAS CURRENT	l .					
	(1)				-4	-20	
l _B	Input bias current ⁽¹⁾	T _A = -40°C to +85°C				-25	nA
					±0.1	±2	
los	Input offset current	T _A = -40°C to +85°C				±2	nA
NOISE			,				
	Input voltage noise	f = 0.1Hz to 10Hz			1.7		μV_{PP}
e _n	Input voltage noise density	f = 1kHz			65		nV/√ Hz
i _n	Input current noise density	f = 1kHz			40		fA/√ Hz
INPUT V	OLTAGE						
V _{CM}	Common-mode voltage			-0.2		(V+) - 0.8	V
CMRR	Common-mode rejection	$-0.2V < V_{CM} < (V+) - 0.8V$		80	106		dB
CIVIKK	ratio	$0V < V_{CM} < (V+) - 0.8V$, $T_A = -40^{\circ}C$ to	+85°C	80			ив
INPUT IN	/PEDANCE						
7	Input impedance	Differential			10 3.75		MΩ pF
Z _{IN}	input impedance	Common-mode			1 4		GΩ pF
OPEN-LO	OOP GAIN						
		(V–) + 100mV < V _O < (V+) – 100mV		100	120		
^	Open-loop voltage gain	(v=) + 100111v < v ₀ < (v+) = 100111v	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	100			- dB
A _{OL}	Open-loop voltage gain	(V–) + 200mV < V _O < (V+) – 200mV,		100	120		
		$R_L = 10k\Omega$	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	100			
FREQUE	NCY RESPONSE						
GBW	Gain-bandwidth product				35		kHz
SR	Slew rate	V _S = 5V, G = 1V/V			0.01		V/µs
	Overload recovery time	$V_S = V_{IN} \times G$			80		μs

5.6 Electrical Characteristics for $V_S = 2.7V$ to 5V (continued)

at T_A = 25°C, V_{CM} = V_{OUT} = midsupply, and R_L = 100k Ω connected to V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT	
OUTPU	Т					'		
		A _{OL} > 70dB			50			
	Voltage output swing from rail ⁽²⁾	A > 100dD			75	100		
		A _{OL} > 100dB	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			100	mV	
		$A_{OL} > 100$ dB, $R_L = 10$ k Ω ,			100	200		
			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			200		
		Source, V _S = 5V	Single		4			
	Ob and almostic accommodate		Dual and Quad		4			
I _{SC}	Short-circuit current	0: 1)/ 5)/	Single		-24		mA	
		Sink, $V_S = 5V$	Dual and Quad		-24			
C _{LOAD}	Capacitive load drive			See Typica	al Characteristic	cs		
POWER	SUPPLY							
	Quiescent current per	10 = UMA			±25	±30		
IQ	amplifier		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±36	μA	

⁽¹⁾ The negative sign indicates input bias current flows out of the input terminals.

⁽²⁾ Output voltage swings are measured between the output and power supply rails.



5.7 Electrical Characteristics for $V_S = \pm 15V$

at T_A = 25°C, V_{CM} = V_{OUT} = midsupply, and R_L = 100k Ω connected to V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT		
OFFSET	VOLTAGE								
		254 244			±100				
. ,		OPAx241	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		±150		.,		
Vos	Input offset voltage	224 254			±50	±250	μV		
		OPAx251	T _A = -40°C to +85°C		±100	±300			
		T 4000 1 0000	OPAx241		±0.6				
dV _{OS} /dT	Input offset voltage drift	$T_A = -40$ °C to +85°C	OPAx251		±0.5		μV/°C		
DODD	Power supply rejection	V 0.71/1 001/			±3	±30	1/0/		
PSRR	ratio	V _S = 2.7V to 36V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±30	μV/V		
	Channel separation, (dual, quad)		•		0.3		μV/V		
INPUT BI	IAS CURRENT								
					-4	-20			
I _B	Input bias current ⁽¹⁾	T _A = -40°C to +85°C				-25	nA		
				±0.1	±2				
Ios	Input offset current	T _A = -40°C to +85°C				±2	nA		
NOISE									
	Input voltage noise	f = 0.1Hz to 10Hz			1.7		μV_{PP}		
e _n	Input voltage noise density	f = 1kHz			65		nV/√ Hz		
i _n	Input current noise density	f = 1kHz			40		fA/√ Hz		
INPUT V	OLTAGE								
V _{CM}	Common-mode voltage			(V-) - 0.2		(V+) - 0.8	V		
01100	Common-mode rejection	-15.2V < V _{CM} < (V+) - 14.2V	100	124					
CMRR	ratio	-15V < V _{CM} < (V+) - 14.2V	100			dB			
INPUT IN	IPEDANCE								
-		Differential			10 3.75		MΩ pF		
Z _{IN}	Input impedance	Common-mode			1 4		GΩ pF		
OPEN-LO	OOP GAIN								
		0/) : 050>/ 4)/ 4 0/) 050>/		100	128				
^	0	(V–) + 250mV < V _O < (V+) – 250mV	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	100					
A _{OL}	Open-loop voltage gain	(V–) + 300mV < V _O < (V+) – 300mV,		100	128		dB		
		$R_L = 20k\Omega$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	100					
FREQUE	NCY RESPONSE								
GBW	Gain-bandwidth product				30		kHz		
SR	Slew rate	V _S = 5V, G = 1V/V	'		0.01		V/µs		
	Overload recovery time	V _S = V _{IN} × G			75		μs		

5.7 Electrical Characteristics for $V_S = \pm 15V$ (continued)

at $T_A = 25$ °C, $V_{CM} = V_{OUT} = \text{midsupply}$, and $R_L = 100 \text{k}\Omega$ connected to V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT		
OUTPU	Т								
		A _{OL} > 100dB			50				
	Voltage output swing from rail ⁽²⁾	A > 100dD			75	250			
		A _{OL} > 100dB	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			250	50 mV		
		$A_{OL} > 100 dB, R_L = 20 k\Omega,$			100	300			
			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			300			
		Source	Single		4		mA		
	Ob		Dual		4				
I _{SC}	Short-circuit current		Single		-21				
		Sink Dual			-27				
C _{LOAD}	Capacitive load drive			See Typica	al Characteristic	cs			
POWER	SUPPLY								
	Quiescent current per	I - 0 A		±27		±38			
IQ	amplifier	$I_O = 0mA$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±45	μA		

⁽¹⁾ The negative sign indicates input bias current flows out of the input terminals.

⁽²⁾ Output voltage swings are measured between the output and power supply rails.



5.8 Typical Characteristics

at T_A = +25°C, R_L = 100k Ω connected to V_S /2 (ground for V_S = ±15V), and curves apply to OPA241 and OPA251 (unless otherwise specified)






Figure 5-5. Input Current Noise Spectral Density vs Frequency

Figure 5-6. Quiescent Current vs Supply Voltage










140 $V_S = \pm 15V$ $R_L = 20k\Omega$ = $100k\Omega$ 130 $V_S = +5V$ Open-Loop Gain (dB) 120 $V_{S} = +2.7V$ 110 100 90 80 500 300 400 200 100 0 Output Voltage Swing from Rail (mV)

Figure 5-13. Output Voltage Swing vs Output Current

Figure 5-14. Open-loop Gain vs Output Voltage Swing







Figure 5-15. Maximum Output Voltage vs Frequency

Figure 5-16. OPA241 Series Offset Voltage Production
Distribution








Figure 5-17. OPA241 Series Offset Voltage Drift Production
Distribution

Figure 5-18. OPA251 Series Offset Voltage Production Distribution









6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Applications Information

The OPAx241 and OPAx251 series are unity-gain stable and designed for a wide range of general-purpose applications. Bypass power-supply pins with 0.01µF ceramic capacitors.

6.1.1 Operating Voltage

The OPAx241 series is laser-trimmed for low offset voltage and drift at a low supply voltage ($V_S = 5V$). The OPAx251 series is trimmed for ±15V operation. Both series operate over the full voltage range (2.7V to 36V or ±1.35V to ±18V) with some compromises in offset voltage and drift performance. However, all other parameters have similar performance. Key parameters are production tested over the specified temperature range of -40° C to +85°C. Most behavior remains unchanged throughout the full operating voltage range. The typical characteristics curves show parameters that vary significantly with operating voltage or temperature.

6.1.2 Offset Voltage Trim

As previously mentioned, the OPAx241 series offset voltage is laser-trimmed at 5V. The OPAx251 series is trimmed at ±15V. The initial offset is so low that user adjustment is usually not required. However, the OPA241 and OPA251 (single op-amp versions) provide offset voltage trim connections on pins 1 and 5. Figure 6-1shows how the offset voltage can be adjusted by connecting a potentiometer. Only use this adjustment to null the offset of the op amp, not to adjust system offset or offset produced by the signal source. Nulling offset can degrade the offset drift behavior of the op amp. While predicting the exact change in drift is not possible, the effect is usually small.




Figure 6-1. OPA241 and OPA251 Offset Voltage Trim Circuit

6.1.3 Capacitive Load and Stability

The OPAx241 series and OPAx251 series can drive a wide range of capacitive loads. However, all op amps under certain conditions can be unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability.

Figure 6-2 and Figure 6-3 show the regions where the OPAx241 series and OPAx251 series have the potential for instability. As shown, the unity gain configuration with low supplies is the most susceptible to the effects of capacitive load. With $V_S = 5V$, G = 1, and $I_{OUT} = 0$, operation remains stable with load capacitance up to approximately 200pF. Increasing a combination of supply voltage, output current, and gain significantly improves capacitive load drive. For example, increasing the supplies to $\pm 15V$ and gain to 10 drives approximately 2700pF.

Figure 6-4 shows one method to improve capacitive load drive in the unity gain configuration by inserting a resistor inside the feedback loop. This reduces ringing with large capacitive loads while maintaining dc accuracy. For example, with $V_S = \pm 1.35V$ and $R_S = 5k\Omega$, the OPAx241 series and OPAx251 series perform well with capacitive loads in excess of 1000pF. Without the series resistor, the capacitive load drive is typically 200pF for these conditions. However, this method results in a slight reduction of output voltage swing.




Figure 6-2. Stability—Capacitive Load vs Output Current for Low Supply Voltage




Figure 6-3. Stability—Capacitive Load vs Output Current for ±15V Supplies





Figure 6-4. Series Resistor in Unity Gain Configuration Improves Capacitive Load Drive





NOTE: Low and high-side sensing circuits can be used independently.

Figure 6-5. Low-Side and High-Side Battery Current Sensing



7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

7.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

7.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	nanges from Revision * (September 2000) to Revision A (June 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout document	1
•	Added the Device Information table, and the Pin Configuration and Functions, Recommended Operating	
	Conditions, Thermal Information, Electrical Characteristics, Application and Implementation, Device and	
	Documentation Support, Revision History, and Mechanical, Packaging, and Orderable Information section	ns1
•	Added new figure to Description	1
•	Updated pin names	3
•	Changed input voltage noise from 1µV _{PP} to 1.7µV _{PP}	<mark>7</mark>
•	Changed input voltage noise density from 45nV/ $\sqrt{\text{Hz}}$ to 65nV/ $\sqrt{\text{Hz}}$	7
•	Changed input impedance differential capacitance from 2pF to 3.75pF	<mark>7</mark>
•	Changed overload recovery from 60µs to 80µs	<mark>7</mark>
•	Changed short-circuit current from -30mA to -24mA for dual and quad	<mark>7</mark>
•	Changed short-circuit current sink from -50mA to -27mA	9
•	Deleted Input Voltage and Current Noise Spectral Density vs Frequency from Typical Characteristics	<mark>11</mark>
•	Added Figure 5-4, Input Voltage Noise Spectral Density vs Frequency and Figure 5-5, Input Current Noise	е
	Spectral Density vs Frequency	<mark>11</mark>



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

18-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2241PA	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA2241PA	Samples
OPA2241PAG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA2241PA	Samples
OPA2241UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 2241UA	
OPA2241UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2241UA	Samples
OPA2251PA	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA2251PA	Samples
OPA2251PAG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA2251PA	Samples
OPA2251UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 2251UA	
OPA2251UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2251UA	Samples
OPA241PA	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		OPA241PA	Samples
OPA241UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 241UA	
OPA241UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 241UA	Samples
OPA251UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 251UA	
OPA251UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 251UA	Samples
OPA4241PA	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA4241PA	Samples
OPA4241UA	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4241UA	Samples
OPA4241UA/2K5	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4241UA	Samples
OPA4251UA	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4251UA	Samples
OPA4251UA/2K5	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4251UA	Samples

PACKAGE OPTION ADDENDUM

www.ti.com 18-Sep-2024

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-Mar-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS WHO SHOPE THE STATE OF THE

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2241UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2241UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2251UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2251UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA241UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA251UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4241UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4251UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 23-Mar-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2241UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0
OPA2241UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA2251UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA2251UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0
OPA241UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA251UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA4241UA/2K5	SOIC	D	14	2500	356.0	356.0	35.0
OPA4251UA/2K5	SOIC	D	14	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA2241PA	Р	PDIP	8	50	506	13.97	11230	4.32
OPA2241PAG4	Р	PDIP	8	50	506	13.97	11230	4.32
OPA2251PA	Р	PDIP	8	50	506	13.97	11230	4.32
OPA2251PAG4	Р	PDIP	8	50	506	13.97	11230	4.32
OPA241PA	Р	PDIP	8	50	506	13.97	11230	4.32
OPA4241PA	N	PDIP	14	25	506	13.97	11230	4.32
OPA4241UA	D	SOIC	14	50	506.6	8	3940	4.32
OPA4251UA	D	SOIC	14	50	506.6	8	3940	4.32





NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated