







SN54AHCT245, **SN74AHCT245**

- OCTOBER 1995 - REVISED JULY 2023

SNx4AHCT245 Octal Bus Transceivers With 3-State Outputs

1 Features

- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250 mA per JESD 17
- On products compliant to MIL-PRF-38535, All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

2 Applications

- Enable or disable a digital signal
- Hold a signal during a controller reset
- Debounce a switch


3 Description

The SNx4AHCT245 octal bus transceivers are designed for asynchronous two-way communication between data buses. These parts operate from 4.5 V to 5.5 V.

Package Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	J (CDIP, 20)	24.2 mm × 6.92 mm		
SN54AHCT245	W (CFP, 20)	13.09 mm × 6.92 mm		
	FK (LCCC, 20)	8.89 mm × 8.89 mm		
	RGY (VQFN, 20)	4.50 mm × 3.50 mm		
	N (PDIP, 20)	25.40 mm × 6.35 mm		
	NS (SOP, 20)	12.60 mm × 5.30 mm		
	DB (SSOP (20)	7.50 mm × 5.30 mm		
SN74AHCT245	DGV (TVSOP, 20)	5.00 mm × 4.40 mm		
	DW (SOIC, 20)	12.80 mm × 7.50 mm		
	PW (TSSOP, 20)	6.50 mm × 4.40 mm		
	RKS (VQFN, 20)	4.50 mm × 2.50 mm		
	DGS (VSSOP, 20)	5.10 mm × 3.00 mm		

For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels **Simplified Schematic**



Table of Contents

1 Features		1	8.2 Functional Block Diagram	9
2 Applications		1	8.3 Feature Description	
			8.4 Device Functional Modes	
	ion and Functions		9 Application and Implementation	10
			9.1 Application Information	
	aximum Ratings		9.2 Typical Application	
	js		9.3 Power Supply Recommendations	
	ded Operating Conditions		9.4 Layout	
	ormation		10 Device and Documentation Support	
6.5 Electrical C	haracteristics	5	10.1 Receiving Notification of Documentation Up	
6.6 Switching C	Characteristics	6	10.2 Support Resources	
•	acteristics		10.3 Trademarks	
6.8 Operating (Characteristics	6	10.4 Electrostatic Discharge Caution	12
	aracteristics		10.5 Glossary	
	asurement Information		11 Mechanical, Packaging, and Orderable	
8 Detailed Descr	iption	9	Information	12
8.1 Overview	-	9		
_				
Ū	·	•	rom page numbers in the current version.	Page
NOTE: Page nu	Revision R (April 2023) to R	evision S	(July 2023)	Page
NOTE: Page nu Changes from Updated R0	Revision R (April 2023) to R JA values: DB = 96.0 to 113.1	evision S , DW = 79.8	(July 2023) B to 96.2, PW = 102.8 to 122.3; Updated DB, DV	V, and
NOTE: Page nu Changes from Updated R0	Revision R (April 2023) to R JA values: DB = 96.0 to 113.1	evision S , DW = 79.8	(July 2023)	V, and
Changes from Updated R0. PW package	Revision R (April 2023) to R JA values: DB = 96.0 to 113.1 es for RθJC(top), RθJB, ΨJT, V	evision S , DW = 79.8 VJB, and R	(July 2023) B to 96.2, PW = 102.8 to 122.3; Updated DB, DV (BJC(bot), all values in °C/W	V, and 5
Changes from Updated R0 PW package Changes from	Revision R (April 2023) to R JA values: DB = 96.0 to 113.1 es for RθJC(top), RθJB, ΨJT, \(\text{V} \) Revision Q (December 2022)	evision S , DW = 79.4 PJB, and R	(July 2023) 3 to 96.2, PW = 102.8 to 122.3; Updated DB, DV 19JC(bot), all values in °C/W	V, and 5 Page
Changes from Updated R0. PW package Changes from Updated the	Revision R (April 2023) to R JA values: DB = 96.0 to 113.1 es for RθJC(top), RθJB, ΨJT, Ψ Revision Q (December 2022 Applications section	evision S , DW = 79.8 PJB, and R	(July 2023) B to 96.2, PW = 102.8 to 122.3; Updated DB, DV (BJC(bot), all values in °C/W	V, and5 Page1
Changes from Updated R0. PW package Changes from Updated the Added DGS	Revision R (April 2023) to R JA values: DB = 96.0 to 113.1 es for RθJC(top), RθJB, ΨJT, Ψ Revision Q (December 2022 Applications section	evision S , DW = 79.8 PJB, and F t) to Revision	(July 2023) B to 96.2, PW = 102.8 to 122.3; Updated DB, DW (BJC(bot), all values in °C/W on R (April 2023) rmation table, Pin Configuration and Functions,	V, and5 Page1 and
Changes from Updated R0. PW package Changes from Updated the Added DGS Thermal Info	Revision R (April 2023) to R JA values: DB = 96.0 to 113.1 es for RθJC(top), RθJB, ΨJT, Ψ Revision Q (December 2022 Applications section	evision S , DW = 79.8 PJB, and F t) to Revision ackage Info	(July 2023) B to 96.2, PW = 102.8 to 122.3; Updated DB, DW (BJC(bot), all values in °C/W on R (April 2023) rmation table, Pin Configuration and Functions,	V, and5 Page
Changes from Updated R0. PW package Changes from Updated the Added DGS Thermal Info	Revision R (April 2023) to R JA values: DB = 96.0 to 113.1 es for RθJC(top), RθJB, ΨJT, Ψ Revision Q (December 2022 Applications section	evision S , DW = 79.8 PJB, and F t) to Revision ackage Info	(July 2023) B to 96.2, PW = 102.8 to 122.3; Updated DB, DW (BJC(bot), all values in °C/W on R (April 2023) rmation table, Pin Configuration and Functions,	V, and5 Page
Changes from Updated R0. PW package Changes from Updated the Added DGS Thermal Info	Revision R (April 2023) to R JA values: DB = 96.0 to 113.1 es for RθJC(top), RθJB, ΨJT, Ψ Revision Q (December 2022 Applications section	evision S , DW = 79.8 PJB, and R t) to Revision	(July 2023) 3 to 96.2, PW = 102.8 to 122.3; Updated DB, DV (B) (B) (B) (C) (B) (B) (B) (B) (B) (B) (B) (B) (B) (B	V, and5 Page

Thermal Information......1



5 Pin Configuration and Functions




Figure 5-1. SN54AHCT245: J or W SN74AHCT245: DB, DGV, DW, N, NS, PW or DGS Package, 20-Pin CDIP, CFP, SSOP, TVSOP, SOIC, PDIP, SOP, TSSOP, or VSSOP (Top View)




Figure 5-2. SN74AHCT245: RGY or RKS Package, 20-Pin VQFN (Top View)




Figure 5-3. SN54AHCT245: FK Package, 20-Pin LCCC (Top View)

Table 5-1. Pin Functions

PIN		- TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
DIR	1	ı	Direction Pin
A1	2	I/O	A1 Input/Output
A2	3	I/O	A2 Input/Output
A3	4	I/O	A3 Input/Output
A4	5	I/O	A4 Input/Output
A5	6	I/O	A5 Input/Output
A6	7	I/O	A6 Input/Output
A7	8	I/O	A7 Input/Output
A8	9	I/O	A8 Input/Output
GND	10	G	Ground Pin
B8	11	I/O	B8 Input/Output
B7	12	I/O	B7 Input/Output
B6	13	I/O	B6 Input/Output
B5	14	I/O	B5 Input/Output
B4	15	I/O	B4 Input/Output
B3	16	I/O	B3 Input/Output
B2	17	I/O	B2 Input/Output
B1	18	I/O	B1 Input/Output
ŌĒ	19	I	Output Enable
VCC	20	Р	Power Pin

⁽¹⁾ I = Input, O = Output, P= Positive Supply, G = Ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

					MIN	MAX	UNIT
V _{CC}	Supply voltage range				-0.5	7	V
VI	Input voltage range ⁽²⁾	(Control inputs	-0.5	7	V	
Vo	Output voltage range ⁽²⁾				-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0	(Control inputs		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_O$	V _{CC}			±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}				±25	mA
	Continuous current through V _{CC} or GND					±75	mA
T _{stg}	Storage temperature				-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			MIN	MAX	UNIT
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾		±2000	\/
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾		±1000	v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN54AHCT245		SN74AHC	T245	UNIT
		MIN	MAX	MIN	MAX	UNII
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level Input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-8		-8	mA
I _{OL}	Low-level output current		8		8	mA
Δt/Δν	Input Transition rise and fall rate		20		20	ns/V
T _A	Operating free-air temperature	-55	125	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND for proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

					SN74	AHCT245					
	THERMAL METRIC ⁽¹⁾	DB	DGV	DW	N	NS	PW	RGY	RKS	DGS	UNIT
					20	PINS					
R _{θJA}	Junction-to-ambient thermal resistance	113.1	116.1	96.2	51.5	77.1	122.3	35.1	67.7	118.4	
R _{θJC(top)}	Junction-to-case (top) thermal resistance	72.9	31.3	63.6	38.2	43.6	64.8	43.3	72.4	57.7	
R _{0JB}	Junction-to-board thermal resistance	67.9	57.6	64.7	32.4	44.6	73.3	12.9	40.4	73.1	°C/W
Ψιτ	Junction-to-top characterization parameter	39.3	1.0	40.5	24.6	17.2	19	0.9	10.3	5.7	- C/VV
ΨЈВ	Junction-to-board characterization parameter	67.5	56.9	64.3	32.3	44.2	73	12.9	40.4	72.7	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	7.9	24.1	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{cc}	T,	_ = 25°C		SN54AHC -55°C TO	-	SN74AH -40°C TO	-	Recomm SN74AH0 -40°C TO	CT245	UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH}		I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		4.4		v
VOH		I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		3.7		\ \ \
V		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1		0.1	v
V _{OL}	I _{OH} = 8 mA		4.5 V			0.36		0.44		0.44		0.44	\ \ \
I	OE or DIR	V _I = 5.5 V or GND	0 to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μА
I _{OZ}	A or B inputs ⁽²⁾	V _O = V _{CC} or GND	5.5 V			±.25		±2.5		±2.5		±2.5	μА
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40		40	μA
ΔI _{CC} (3)		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5		1.5	mA
Ci	OE or DIR	V _I = V _{CC} or GND	5 V		2.5	10				10			pF
C _{io}	A or B inputs	V _I = V _{CC} or GND	5 V		4								pF

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.
- (2) For I/O ports, the parameter I_{OZ} includes the input leakage current.
- (3) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.



6.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see (1))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 2	:5°C	SN54AH -55°C TO		SN74AH -40°C T		Recomm SN74AH -40°C TC	CT245	UNIT
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	C _L = 15 pF	4.5 ⁽¹⁾	7.7 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	8.5	1	10	ns
t _{PHL}	AOIB	BOIA	CL = 13 pi	4.5 ⁽¹⁾	7.7 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	8.5	1	10	115
t _{PZH}	ŌĒ	A or B	C _L = 15 pF	8.9 ⁽¹⁾	13.8 ⁽¹⁾	1 ⁽¹⁾	16 ⁽¹⁾	1	15	1	16	ns
t _{PZL}	OE	A or B	CL = 15 pr	8.9 ⁽¹⁾	13.8 ⁽¹⁾	1 ⁽¹⁾	16 ⁽¹⁾	1	15	1	16	115
t _{PHZ}	ŌĒ	A or B	C _L = 15 pF	9.2 ⁽¹⁾	14.4 ⁽¹⁾	1 ⁽¹⁾	16.5 ⁽¹⁾	1	15.5	1	16.5	ns
t _{PLZ}	OL	AOIB	CL = 13 pi	9.2 ⁽¹⁾	14.4 ⁽¹⁾	1 ⁽¹⁾	16.5 ⁽¹⁾	1	15.5	1	16.5	115
t _{PLH}	A or B	B or A	C _L = 50 pF	5.3	8.7	1	11	1	9.5	1	11	ns
t _{PHL}	AOIB	BOLA	CL = 30 pi	5.3	8.7	1	11	1	9.5	1	11	115
t _{PZH}	ŌĒ	A or B	C _L = 50 pF	9.7	14.8	1	17	1	16	1	17	ns
t _{PZL}	OL	AOIB	CL = 30 pi	9.7	14.8	1	17	1	16	1	17	115
t _{PHZ}	ŌĒ	A or B	C _L = 50 pF	10	15.4	1	17.5	1	16.5	1	17.5	ns
t _{PLZ}	OE .	A of B	GL = 50 pF	10	15.4	1	17.5	1	16.5	1	17.5	115
t _{sk(o)}			C _L = 50 pF		1 ⁽²⁾				1			ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.7 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$

	PARAMETER	SNx4	UNIT		
	PARAINETER	MIN	TYP	MAX	ONII
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4		V
V _{IH(D)}	High-level dynamic input voltage	2			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V

⁽¹⁾ Characteristics are for surface-mount packages only.

6.8 Operating Characteristics


 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	13	pF

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter does not apply.




6.9 Typical Characteristics





7 Parameter Measurement Information



- C_I includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_r ≤ 3 ns, t_r ≤ 3 ns
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SNx7ACHT245 octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The SNx4AHCT245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction–control (DIR) input. The output-enable ($\overline{\text{OE}}$) input can be used to disable the device so that the buses effectively are isolated. For the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram



To Seven Other Channels

Figure 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

- V_{CC} is optimized at 5 V
- Allows up voltage translation from 3.3 V to 5 V
 - Inputs accept V_{IH} levels of 2 V
- · Slow edge rates minimize output ringing

8.4 Device Functional Modes

Table 8-1. Function Table (Each Transceiver)

INP	UTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74AHCT245 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of $0.8 \text{ V}_{\text{IL}}$ and 2 V_{IH} . This feature makes it ideal for translating up from 3.3 V to 5 V. The following figure shows this type of translation.

9.2 Typical Application




Figure 9-1. Typical Application Diagram

9.2.1 Design Requirements


This device uses CMOS technology and has a balanced output drive. Take care to avoid bus contention, because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- Recommended input conditions:
 - Specified high and low levels. See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Specified high and low levels. See (V_{IH} and V_{II}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid $V_{\rm CC}$.
- · Recommend output conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



9.2.3 Application Curves



9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ f is recommended; if there are multiple VCC pins, then 0.01 μ f or 0.022 μ f is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ f and a 1 μ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 9-3 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

9.4.2 Layout Example




Figure 9-3. Layout Diagram



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 2-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9681901Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9681901Q2A SNJ54AHCT 245FK	Samples
5962-9681901QRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681901QR A SNJ54AHCT245J	Samples
5962-9681901QSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681901QS A SNJ54AHCT245W	Samples
SN74AHCT245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245DBRG4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245DGSR	ACTIVE	VSSOP	DGS	20	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245DGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 125	AHCT245	
SN74AHCT245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT245	Samples
SN74AHCT245N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT245N	Samples
SN74AHCT245NSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT245	Samples
SN74AHCT245PW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125	HB245	
SN74AHCT245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245PWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245PWRG3	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245RGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HB245	Samples
SN74AHCT245RKSR	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT245	Samples



www.ti.com 2-Dec-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54AHCT245FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9681901Q2A SNJ54AHCT 245FK	Samples
SNJ54AHCT245J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681901QR A SNJ54AHCT245J	Samples
SNJ54AHCT245W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681901QS A SNJ54AHCT245W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT245, SN74AHCT245:

Catalog: SN74AHCT245

Automotive: SN74AHCT245-Q1, SN74AHCT245-Q1

• Enhanced Product: SN74AHCT245-EP, SN74AHCT245-EP

• Military : SN54AHCT245

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



www.ti.com 12-Mar-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT245DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74AHCT245DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT245DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHCT245DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHCT245NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHCT245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT245PWRG3	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHCT245PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT245PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT245RGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74AHCT245RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 12-Mar-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AHCT245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AHCT245DGSR	VSSOP	DGS	20	5000	356.0	356.0	35.0
SN74AHCT245DGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74AHCT245DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHCT245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT245NSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74AHCT245PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHCT245PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHCT245PWRG3	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74AHCT245PWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHCT245PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHCT245RGYR	VQFN	RGY	20	3000	356.0	356.0	35.0
SN74AHCT245RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Mar-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9681901Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9681901QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHCT245N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHCT245FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHCT245W	W	CFP	20	25	506.98	26.16	6220	NA

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated