

Order

Now



#### SN74LVC1G08

SCES217Z-APRIL 1999-REVISED MAY 2019

## SN74LVC1G08 Single 2-Input Positive-AND Gate

Technical

Documents

### 1 Features

- Available in the Ultra Small 0.64-mm<sup>2</sup> Package (DPW) With 0.5-mm Pitch
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Provides Down Translation to V<sub>CC</sub>
- Max t<sub>pd</sub> of 3.6 ns at 3.3 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- ATCA Solutions
- Active Noise Cancellation (ANC)
- Barcode Scanner
- Blood Pressure Monitor
- CPAP Machine
- Cable Solutions
- DLP 3D Machine Vision, Hyperspectral Imaging, Optical Networking, and Spectroscopy
- E-Book
- Embedded PC
- Field Transmitter: Temperature or Pressure Sensor
- Fingerprint Biometrics
- HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboard and PSU
- Software Defined Radio (SDR)
- TV: High-Definition (HDTV), LCD, and Digital
- Video Communications System
- Wireless Data Access Card, Headset, Keyboard, Mouse, and LAN Card
- X-ray: Baggage Scanner, Medical, and Dental

### 3 Description

Tools &

Software

This single 2-input positive-AND gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

Support &

Community

20

The SN74LVC1G08 device performs the Boolean function or  $Y = A \cdot B$  or  $Y = \overline{A + B}$  in positive logic.

The CMOS device has high output drive while maintaining low static power dissipation over a broad  $V_{CC}$  operating range.

The SN74LVC1G08 is available in a variety of packages, including the ultra-small DPW package with a body size of 0.8 mm  $\times$  0.8 mm.

#### Device Information<sup>(1)</sup>

DEVICE NAME	PACKAGE	BODY SIZE				
	SOT-23 (5)	2.9mm × 1.6mm				
	SC70 (5)	2.0mm × 1.25mm				
SN74LVC1G08	X2SON (4)	0.8mm × 0.8mm				
	SON (6)	1.45mm × 1.0mm				
	SON (6)	1.0mm × 1.0mm				

(1) For all available packages, see the orderable addendum at the end of the datasheet.



## **Table of Contents**

. . . .

Moved T <sub>stg</sub> to Handling Ratings table	4
anges from Revision V (November 2012) to Revision W	Page
Added parameter values for –40 to 125°C temperature ratings	

## www.ti.com

#### Product Folder Links: SN74LVC1G08

1	Feat	ures						
2	Applications 1							
3	Des	cription1						
4	Revi	ision History 2						
5	Pin	Configuration and Functions 3						
6	Spe	cifications 4						
	6.1	Absolute Maximum Ratings 4						
	6.2	ESD Ratings 4						
	6.3	Recommended Operating Conditions 5						
	6.4	Thermal Information 5						
	6.5	Electrical Characteristics 6						
	6.6	Switching Characteristics, $C_L = 15 \text{ pF}$ 6						
	6.7	Switching Characteristics, 1.8 V and 2.5 V 6						
	6.8	Switching Characteristics, 3.3 V and 5 V7						
	6.9	Operating Characteristics7						
	6.10	Typical Characteristics 7						
7	Para	ameter Measurement Information						

8	Deta	lied Description	10
	8.1	Overview	10
	8.2	Functional Block Diagram	10
	8.3	Feature Description	10
	8.4	Device Functional Modes	10
9	Appl	lication and Implementation	11
	9.1	Application Information	11
	9.2	Typical Application	11
10	Pow	er Supply Recommendations	12
11	Layo	out	12
	11.1	Layout Guidelines	12
	11.2	Layout Example	12
12	Devi	ice and Documentation Support	13
	12.1	Trademarks	13
	12.2	Electrostatic Discharge Caution	13
	12.3	Glossary	13
13	Mec	hanical, Packaging, and Orderable	
		mation	13

### Revision History

4

C	hanges from Revision Y (April 2014) to Revision Z Pag	е
•	Added T <sub>J</sub> (max) spec to Absolute Maximum Ratings table	4
•	Moved T <sub>stg</sub> spec from Handling Ratings table to Absolute Maximum Ratings table.	4
•	Renamed Handling Ratings table to ESD Ratings table	4
С	hanges from Revision X (March 2014) to Revision Y Pag	e

### Updated Handling Ratings table. ..... 4 Added Application and Implementation section. 11

•	Added Power Supply Recommendations section.	12
•	Added Layout section.	12

### Changes from Revision W (July 2013) to Revision X

Changes from Revision V (November 2012) to Revision W

Added Applications	1
Added Device Information table.	1
Moved T <sub>stg</sub> to Handling Ratings table	4

### 1

Page


### Page

## STRUMENTS

...



### 5 Pin Configuration and Functions



NC - No internal connection

See mechanical drawings for dimensions.

Pin Functions					
	PIN				
NAME	DBV, DCK, DRL, YZP	DRY, DSF	DPW	DESCRIPTION	
A	1	1	2	Input	
В	2	2	1	Input	
GND	3	3	3	Ground	
Y	4	4	4	Output	
V <sub>cc</sub>	5	6	5	Power pin	
NC		5		Not connected	

#### Copyright © 1999–2019, Texas Instruments Incorporated

### 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-	impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high	or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current V <sub>I</sub> < 0			-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
T <sub>J</sub> (max)	) Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

### 6.2 ESD Ratings

			MIN	MAX	UNIT
	j	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $pins^{(1)}$	0	2000	M
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.



## 6.3 Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT	
V	Supply voltage	Operating	1.65	5.5	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v	
		V <sub>CC</sub> = 1.65 V to 1.95 V				
V		$V_{CC}$ = 2.3 V to 2.7 V	1.7			
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2		V	
		$V_{CC}$ = 4.5 V to 5.5 V	$0.7 \times V_{CC}$			
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		0.35 × V <sub>CC</sub>		
V <sub>IL</sub>		$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	V	
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		$0.3 \times V_{CC}$		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-4		
	High-level output current	V <sub>CC</sub> = 2.3 V		-8		
I <sub>OH</sub>				-16	mA	
		$V_{CC} = 3 V$		-24		
		$V_{CC} = 4.5 V$		-32		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V		8		
I <sub>OL</sub>	Low-level output current			16	mA	
		$V_{CC} = 3 V$		24		
		$V_{CC} = 4.5 V$		32		
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20		
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10		
		$V_{CC} = 5 V \pm 0.5 V$		5		
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### 6.4 Thermal Information

		SN74LVC1G08						
THERMAL METRIC <sup>(1)</sup>		DBV	DCK	DRL	DRY	YZP	DPW	UNIT
		5 PINS	5 PINS	5 PINS	6 PINS	5 PINS	4 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	207.6	283.1	242.9	438.8	130	340	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	145.2	92.3	77.5	276.8	54	215	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.5	60.9	77.5	271.7	51	294	°C/W
ΨJT	Junction-to-top characterization parameter	37.5	1.7	9.6	83.8	1	41	°C/W
ΨJB	Junction-to-board characterization parameter	53.1	60.1	77.3	271.4	50	294	°C/W
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	_	-	-	-	-	250	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report

#### SN74LVC1G08

SCES217Z-APRIL 1999-REVISED MAY 2019

TRUMENTS

XAS

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	-40°0	C to 85°C			to 125°C MENDED		UNIT
			MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP	MAX	
	I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.15			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			1.2			
N/	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.9			V
V <sub>OH</sub>	$I_{OH} = -16 \text{ mA}$	3 V	2.4			2.4			V
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			2.3			
	I <sub>OH</sub> = -32 mA	4.5 V	3.8			3.8			
	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1			0.1	
	I <sub>OL</sub> = 4 mA	1.65 V			0.45			0.45	
N/	I <sub>OL</sub> = 8 mA	2.3 V			0.3			0.3	v
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	3 V			0.4			0.4	v
	I <sub>OL</sub> = 24 mA	3 V			0.55			0.55	
	I <sub>OL</sub> = 32 mA	4.5 V	0.				0.55		
I <sub>I</sub> A or B inputs	$V_1 = 5.5 V \text{ or GND}$	0 to 5.5 V			±5			±5	μA
l <sub>off</sub>	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0			±10			±10	μΑ
I <sub>CC</sub>	$V_1 = 5.5 \text{ V or GND}, \qquad I_0 = 0$	1.65 V to 5.5 V			10			10	μΑ
$\Delta I_{CC}$	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>C C</sub> or GND	3 V to 5.5 V			500			500	μA
Ci	$V_I = V_{CC}$ or GND	3.3 V		4			4		pF

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

### 6.6 Switching Characteristics, C<sub>L</sub> = 15 pF

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

						–40°C t	o 85°C				
	FROM (INPUT)			1.8 V 5 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	1.5	7.2	0.7	4.4	0.8	3.6	0.8	3.4	ns

## 6.7 Switching Characteristics, 1.8 V and 2.5 $V^{(1)}$

over recommended operating free-air temperature range, (unless otherwise noted) (see Figure 4)

	PARAMETER			40°C to	0500	–40°C to	125°C	–40°C to 85°C		–40°C to 1	125°C	
		FROM			-40°C to 85°C RECOMME		NDED	-40 C 10 85 C		RECOMMENDED		
		(INPUT)		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	t <sub>pd</sub>	A or B	Y	2.4	8	2.4	10	1.1	5.5	1.1	7	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



### 6.8 Switching Characteristics, 3.3 V and 5 V<sup>(1)</sup>

over recommended operating free-air temperature range,  $C_{L} = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 4)

			40°C 40	95%	–40°C to	125°C	40°C 40	0500	–40°C to	125°C	
PARAMETER	FROM	TO	–40°C to 85°C		RECOMMENDED		– –40°C to 85°C		RECOMMENDED		
	(INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	1	4.5	1	6	1	4	1	5	ns


(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 6.9 Operating Characteristics


$T_A =$	25°C
---------	------

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	$V_{CC} = 5 V$	UNIT
		CONDITIONS	TYP	TYP	TYP	TYP	
$C_{\text{pd}}$	Power dissipation capacitance	f = 10 MHz	21	24	26	31	pF

### 6.10 Typical Characteristics





### 7 Parameter Measurement Information



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{load}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


	INF	PUTS			_	_	
V <sub>cc</sub>	V	t,/t,	V <sub>M</sub>	VLOAD	CL	R	V
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
$2.5 V \pm 0.2 V$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
$3.3 V \pm 0.3 V$	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 Μ</b> Ω	0.3 V
$5 V \pm 0.5 V$	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.3 V






**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS





NOTES: A.  $C_{L}$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PIH}$  and  $t_{PH}$  are the same as  $t_{en}$ .
- G.  $l_{PLH}$  and  $l_{PHL}$  are the same as  $l_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms


Submit Documentation Feedback

8



#### SN74LVC1G08 SCES217Z – APRIL 1999–REVISED MAY 2019

#### www.ti.com



#### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{\mbox{\tiny PLH}}$  and  $t_{\mbox{\tiny PHL}}$  are the same as  $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.

### Figure 4. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS

www.ti.com

### 8 Detailed Description

#### 8.1 Overview

The SN74LVC1G08 device contains one 2-input positive AND gate device and performs the Boolean function  $Y = A \cdot B \text{ or } Y = \overline{A + B}$ . This device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

٠

- Wide operating voltage range.
  - Operates from 1.65 V to 5.5 V.
  - Allows down voltage translation.
- Inputs accept voltages to 5.5 V.
- I<sub>off</sub> feature allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V.

### 8.4 Device Functional Modes

Table 1. Function Table	
-------------------------	--

INPU	JTS	OUTPUT
Α	В	Y
Н	Н	Н
L	Х	L
Х	L	L




### 9 Application and Implementation

### 9.1 Application Information

The SN74LVC1G08 is a high drive CMOS device that can be used for implementing AND logic with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V making it Ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate down to  $V_{CC}$ .

### 9.2 Typical Application



#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
  - Rise time and fall time specs. See ( $\Delta t / \Delta V$ ) in the Recommended Operating Conditions table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as (V<sub>1</sub> max) in the *Recommended Operating Conditions* table at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions
  - Load currents should not exceed (I<sub>o</sub> max) per output and should not exceed total current (continuous current through V<sub>CC</sub> or GND) for the part. These limits are located in the *Absolute Maximum Ratings* table.
  - Outputs should not be pulled above V<sub>CC</sub>.

TEXAS INSTRUMENTS

www.ti.com

### **Typical Application (continued)**

### 9.2.3 Application Curves



### **10 Power Supply Recommendations**

The power supply can be any voltage between the min and max supply voltage rating located in the *Recommended Operating Conditions* table.

Each Vcc pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended and if there are multiple Vcc pins then 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to Gnd or Vcc whichever make more sense or is more convenient.

### 11.2 Layout Example





## **12 Device and Documentation Support**

### 12.1 Trademarks

All trademarks are the property of their respective owners.

### **12.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC1G08DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(C085, C08F, C08J, C08K, C08R, C 08T) (C08P, C08S)	Samples
SN74LVC1G08DBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C08 C08P	Samples
SN74LVC1G08DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		C08 C08P	Samples
SN74LVC1G08DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(C085, C08F, C08J, C08K, C08R) (C08H, C08P, C08S)	Samples
SN74LVC1G08DBVTE4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C08 C08P	Samples
SN74LVC1G08DCK3	ACTIVE	SC70	DCK	5	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 125	(CEF, CEZ)	Samples
SN74LVC1G08DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(CE5, CEF, CEJ, CE K, CER, CET) (CEH, CEP, CES)	Samples
SN74LVC1G08DCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CE5 CES	Samples
SN74LVC1G08DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CE5 CES	Samples
SN74LVC1G08DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(CE5, CEF, CEJ, CE K, CER, CET) (CEH, CEP, CES)	Samples
SN74LVC1G08DCKTE4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CE5 CES	Samples
SN74LVC1G08DCKTG4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CE5 CES	Samples
SN74LVC1G08DPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	M4	Samples
SN74LVC1G08DRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(CE7, CER)	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC1G08DRLRG4	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(CE7, CER)	Samples
SN74LVC1G08DRY2	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CE	Samples
SN74LVC1G08DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CE	Samples
SN74LVC1G08DSF2	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CE	Samples
SN74LVC1G08DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CE	Samples
SN74LVC1G08YZPR	ACTIVE	DSBGA	YZP	5	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(CE, CE7)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

1-Jun-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G08 :

- Automotive : SN74LVC1G08-Q1
- Enhanced Product : SN74LVC1G08-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

Texas

NSTRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G08DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G08DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G08DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G08DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G08DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
SN74LVC1G08DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G08DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G08DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74LVC1G08DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G08DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G08DCKTG4	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G08DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74LVC1G08DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G08DRY2	SON	DRY	6	5000	180.0	9.5	1.6	1.15	0.75	4.0	8.0	Q3
SN74LVC1G08DRY2	SON	DRY	6	5000	180.0	8.4	1.65	1.2	0.7	4.0	8.0	Q3
SN74LVC1G08DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1

## PACKAGE MATERIALS INFORMATION



www.ti.com


4-Apr-2025

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G08DSF2	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q3
SN74LVC1G08DSF2	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q3
SN74LVC1G08DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G08YZPR	DSBGA	YZP	5	3000	180.0	8.4	1.02	1.52	0.63	4.0	8.0	Q1



## PACKAGE MATERIALS INFORMATION

4-Apr-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G08DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74LVC1G08DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G08DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
SN74LVC1G08DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
SN74LVC1G08DCKR	SC70	DCK	5	3000	210.0	185.0	35.0
SN74LVC1G08DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G08DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G08DCKT	SC70	DCK	5	250	202.0	201.0	28.0
SN74LVC1G08DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G08DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G08DCKTG4	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G08DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74LVC1G08DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
SN74LVC1G08DRY2	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G08DRY2	SON	DRY	6	5000	202.0	201.0	28.0
SN74LVC1G08DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G08DSF2	SON	DSF	6	5000	202.0	201.0	28.0
SN74LVC1G08DSF2	SON	DSF	6	5000	184.0	184.0	19.0



4-Apr-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVC1G08DSFR	SON	DSF	6	5000	210.0	185.0	35.0	
SN74LVC1G08YZPR	DSBGA	YZP	5	3000	182.0	182.0	20.0	

## **DBV0005A**



## **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



## DBV0005A

## **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

## **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **GENERIC PACKAGE VIEW**

# USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G

## **DRY0006A**



## **PACKAGE OUTLINE**

## USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



## DRY0006A

## **EXAMPLE BOARD LAYOUT**

## USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



## DRY0006A

## **EXAMPLE STENCIL DESIGN**

## USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **DSF0006A**



## **PACKAGE OUTLINE**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MO-287, variation X2AAF.



## **DSF0006A**

## **EXAMPLE BOARD LAYOUT**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



## **DSF0006A**

## **EXAMPLE STENCIL DESIGN**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




## **DRL0005A**



## **PACKAGE OUTLINE**

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD-1




## DRL0005A

## **EXAMPLE BOARD LAYOUT**

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## **DRL0005A**

## **EXAMPLE STENCIL DESIGN**

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## **GENERIC PACKAGE VIEW**

# X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4211218-3/D

## **DPW0005A**



## **PACKAGE OUTLINE**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.



## DPW0005A

## **EXAMPLE BOARD LAYOUT**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



#### DPW0005A

### **EXAMPLE STENCIL DESIGN**

#### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



YEA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



- B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is tin-lead (SnPb). Refer to the 5 YZA package (drawing 4204151) for lead-free.

NanoStar is a trademark of Texas Instruments.



# YZP0005



#### **PACKAGE OUTLINE**

#### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



### YZP0005

## **EXAMPLE BOARD LAYOUT**

#### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



## YZP0005

# **EXAMPLE STENCIL DESIGN**

#### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### **DCK0005A**



### **PACKAGE OUTLINE**

#### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



#### **DCK0005A**

### **EXAMPLE BOARD LAYOUT**

#### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



#### DCK0005A

## **EXAMPLE STENCIL DESIGN**

#### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



YEP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY




- B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. This package is tin-lead (SnPb). Refer to the 5 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.



YZT (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



B. This drawing is subject to change without notice.


C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



YZA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is lead-free. Refer to the 5 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated