TLC2654, TLC2654A Advanced LinCMOS™ LOW-NOISE CHOPPER-STABILIZED

OPERATIONAL AMPLIFIERS SLOS020G – NOVEMBER 1988 – REVISED APRIL 2001

- Input Noise Voltage 0.5 μ V (Peak-to-Peak) Typ, f = 0 to 1 Hz 1.5 μ V (Peak-to-Peak) Typ, f = 0 to 10 Hz 47 nV/ $\sqrt{\text{Hz}}$ Typ, f = 10 Hz 13 nV/ $\sqrt{\text{Hz}}$ Typ, f = 1 kHz
- High Chopping Frequency . . . 10 kHz Typ
- No Clock Noise Below 10 kHz
- No Intermodulation Error Below 5 kHz
- Low Input Offset Voltage 10 μV Max (TLC2654A)
- Excellent Offset Voltage Stability With Temperature . . . 0.05 μ V/°C Max
- A_{VD}...135 dB Min (TLC2654A)
- CMRR ... 110 dB Min (TLC2654A)
- k_{SVR} . . . 110 dB Min
- Single-Supply Operation
- Common-Mode Input Voltage Range Includes the Negative Rail
- No Noise Degradation With External Capacitors Connected to V_{DD}_
- Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control/Print Support Qualification to Automotive Standards

description

The TLC2654 and TLC2654A are low-noise chopper-stabilized operational amplifiers using the Advanced LinCMOS[™] process. Combining this process with chopper-stabilization circuitry makes excellent dc precision possible. In addition, circuit techniques are added that give the TLC2654 and TLC2654A superior noise performance.

D, JG, OR P PACKAGE (TOP VIEW) 8 C_{XB} $C_{\mathsf{X}\mathsf{A}}$ 7 VDD+ IN-Г 2 6 🛛 OUT IN+ П 3 V_{DD}-CLAMP 4 5 D, J, OR N PACKAGE (TOP VIEW) 14 INT/EXT C_{XB} [C_{XA} 2 13 CLK IN NC Г 12 CLK OUT 3 11 🛛 V_{DD+} IN- [4 IN+ 5 10 OUT NC Г 9 CLAMP 6 8 C RETURN 7 V_{DD} **FK PACKAGE** (TOP VIEW) ГX Т Ζ CLKI NC^{XB} Ľ ő 2 1 20 19 18∏ CLK OUT NC NC NC Π5 17 IN-Π6 V_{DD+} 16 NC Π7 15 **Г** NC OUT IN+ 8 🛛 14 9 10 11 12 13 ETURN CLAMP 9 20 R ()NC - No internal connection

Chopper-stabilization techniques provide for extremely high dc precision by continuously nulling input offset voltage even during variations in temperature, time, common-mode voltage, and power-supply voltage. The high chopping frequency of the TLC2654 and TLC2654A (see Figure 1) provides excellent noise performance in a frequency spectrum from near dc to 10 kHz. In addition, intermodulation or aliasing error is eliminated from frequencies up to 5 kHz.

This high dc precision and low noise, coupled with the extremely high input impedance of the CMOS input stage, makes the TLC2654 and TLC2654A ideal choices for a broad range of applications such as low-level, low-frequency thermocouple amplifiers and strain gauges and wide-bandwidth and subsonic circuits. For applications requiring even greater dc precision, use the TLC2652 or TLC2652A devices, which have a chopping frequency of 450 Hz.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001


description (continued)

The TLC2654 and TLC2654A common-mode input voltage range includes the negative rail, thereby providing superior performance in either single-supply or split-supply applications, even at power supply voltage levels as low as ± 2.3 V.

Two external capacitors are required to operate the device; however, the on-chip chopper-control circuitry is transparent to the user. On devices in the 14-pin and 20-pin packages, the control circuitry is accessible, allowing the user the option of controlling the clock frequency with an external frequency source. In addition, the clock threshold of the TLC2554 and TLC2654A requires no level shifting when used in the single-supply configuration with a normal CMOS or TTL clock input.

Innovative circuit techniques used on the TLC2654 and TLC2654A allow exceptionally fast overload recovery time. An output clamp pin is available to reduce the recovery time even further.

The device inputs and outputs are designed to withstand $-100\mbox{-mA}$ surge currents without



sustaining latch-up. In addition, the TLC2654 and TLC2654A incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015; however, exercise care in handling these devices, as exposure to ESD may result in degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The Q-suffix devices are characterized for operation from -40°C to 125°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.


			PACKAGED DEVICES										
	Viomax		8 PIN			14 PIN	_	20 PIN					
TA	AT 25°C	SMALL OUTLINE (D)	CERAMIC DIP (JG)	PLASTIC DIP (P)	SMALL OUTLINE (D)	CERAMIC DIP (J)	PLASTIC DIP (N)	CERAMIC DIP (FK)					
0°C to 70°C	10 μV 20 mV	TLC2654AC-8D TLC2654C-8D		TLC2654ACP TLC2654CP	TLC2654AC-14D TLC2654C-14D		TLC2654ACN TLC2654CN						
-40°C to 85°C	10 μV 20 μV	TLC2654AI-8D TLC2654I-8D	—	TLC2654AIP TLC2654IP	TLC2654AI-14D TLC2654I-14D	—	TLC2654AIN TLC2654IN	—					
-40°C to 125°C	10 μV 20 μV	TLC2654AQ-8D TLC2654Q-8D	_	_	_	_	_	_					
–55°C to 125°C	10 μV 20 μV	TLC2654AM-8D TLC2654M-8D	TLC2654AMJG TLC2654MJG	TLC2654AMP TLC2654MP	TLC2654AM-14D TLC2654M-14D	TLC2654AMJ TLC2654MJ	TLC2654AMN TLC2654MN	TLC2654AMFK TLC2654MFK					

The 8-pin and 14-pin D packages are available taped and reeled. Add R suffix to device type (e.g., TLC2654AC-8DR).



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

functional block diagram



Pin numbers shown are for the D (14 pin), J, and N packages.



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{DD+} (see Note 1) Supply voltage, V_{DD-} (see Note 1) Differential input voltage, V_{ID} (see Note 2) Input voltage, V_{I} (any input, see Note 1) Voltage range on CLK IN and INT/EXT Voltage range on CLK IN and INT/EXT Output current, I_{I} (each input) Output current, I_{O} Duration of short-circuit current at (or below) 25°C (see Note 3) Current into CLK IN and INT/EXT Continuous total dissipation See Dissipation R Operating free-air temperature range, T_A : C suffix 0 I suffix -40° Q suffix -40° Case temperature range Case temperature for 60 seconds: FK package Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or P package	$\begin{array}{c} \dots -8 \ V \\ \dots \pm 16 \ V \\ \dots \pm 8 \ V \\ p_{D-} + 5.2 \ V \\ \dots \pm 5 \ mA \\ \text{ating Table} \\ p^{\circ}C \ to \ 70^{\circ}C \\ p^{\circ}C \ to \ 85^{\circ}C \\ C \ to \ 125^{\circ}C \\ C \ to \ 125^{\circ}C \\ C \ to \ 125^{\circ}C \\ \dots \ 260^{\circ}C \\ \dots \ 260^{\circ}C \\ \end{array}$
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or P package Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or JG package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VDD+ and VDD-.
 - 2. Differential voltages are at IN+ with respect to IN-.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D (8 pin)	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
D (14 pin)	950 mW	7.6 mW/°C	608 mW	494 mW	190 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	230 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	200 mW

recommended operating conditions

	C	SUFFIX	19	SUFFIX	Q	SUFFIX	М	SUFFIX	UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, $V_{DD\pm}$	±2.3	±8	±2.3	±8	±2.3	±8	±2.3	±8	V
Common-mode input voltage, VIC	V _{DD} -	V _{DD+} -2.3	V _{DD} -	V _{DD+} -2.3	V _{DD} -	V _{DD+} -2.3	V _{DD-}	V _{DD+} -2.3	V
Clock input voltage	V _{DD} -	V _{DD-} +5	V						
Operating free-air temperature, T_A	0	70	-40	85	-40	125	-55	125	°C



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

	PARAMETER	TEST CONDIT		+ +	Т	LC26540	;	TL	C2654A	C	UNIT
	PARAMETER	TEST CONDIT	IONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage (see Note 4)			25°C Full range		5	20 34		4	10 24	μV
αΛΙΟ	Temperature coefficient of input offset voltage			Full range		0.01	0.05		0.01	0.05	μV/°C
	Input offset voltage long-term drift (see Note 5)	V _{IC} = 0, R _S	= 50 Ω	25°C		0.003	0.06		0.003	0.02	μV/mc
10	Input offset current			25°C		30	60		30	60	pА
U	input onset current			Full range			150			150	PΛ
Iв	Input bias current			25°C		50	60		50	60	pА
UD	input bias ourrent			Full range			150			150	ρ/ (
VICR	Common-mode input voltage range	R _S = 50 Ω		Full range	-5 to 2.7			-5 to 2.7			V
	Maximum positive peak	D: 10 kg Car	Nets C	25°C	4.7	4.8		4.7	4.8		
VOM+	output voltage swing	$R_{L} = 10 k\Omega$, See	e Note 6	Full range	4.7			4.7			v
Vou	Maximum negative peak	R _I = 10 kΩ, See	e Note 6	25°C	-4.7	-4.9		-4.7	-4.9		v
VOM-	output voltage swing	NL = 10 K32, 000		Full range	-4.7			-4.7			v
AVD	Large-signal differential	$V_{O} = \pm 4 V$, $R_{L} =$	$V_{O} = \pm 4 V$, $R_{L} = 10 k\Omega$		120	155		135	155		dB
	voltage amplification			Full range	120			130			
	Internal chopping frequency			25°C		10			10		kHz
	Clamp on-state current	R _I = 100 kΩ		25°C	25			25			μA
	Clamp on-state current			Full range	25			25			μА
	Clamp off-state current	$V_{O} = -4 V \text{ to } 4 V$		25°C			100			100	pА
		VO = -4 V 10 4 V		Full range			100			100	P7
CMRR	Common-mode rejection	V _O = 0, V _{IC} = V _{ICR} min,		25°C	105	125		110	125		dB
	ratio	$R_{S} = 50 \Omega$		Full range	105			110			
kovo	Supply voltage rejection	$V_{DD\pm} = \pm 2.3 \text{ V to}$	±8 V,	25°C	110	125		110	125		dB
^k SVR	ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_{O} = 0, R_{S}$	= 50 Ω	Full range	110			110			uD
ססו	Supply current	$V_{O} = 0$, No load		25°C		1.5	2.4		1.5	2.4	mA
עטי			1000	Full range			2.5			2.5	1174

otrical ab = ۰, . 41-•• .

[†]Full range is 0°C to 70°C.

NOTES: 4. This parameter is not production tested full range. Thermocouple effects preclude measurement of the actual V_{IO} of these devices in high-speed automated testing. VIO is measured to a limit determined by the test equipment capability at the temperature extremes. The test ensures that the stabilization circuitry is performing properly.

5. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^\circ$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

6. Output clamp is not connected.



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

operating characteristics at specified free-air temperature, $V_{DD+} = \pm 5 V$

-	•		-		- U						
	PARAMETER	TEST	T . †	TI	_C26540	;	TL	C2654A	С		
	PARAMETER	CONDITIONS	τ _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
SR+			25°C	1.5	2		1.5	2			
5K+	Positive slew rate at unity gain	$V_0 = \pm 2.3 V,$	Full range	1.3			1.3			V/μs	
SR-	Negative slew rate at unity gain	R _L = 10 kΩ, C _I = 100 pF	25°C	2.3	3.7		2.3	3.7		\//uo	
38-	Negative siew rate at unity gain	F	Full range	1.7			1.7			V/µs	
V	Equivalent input noise voltage	f = 10 Hz	25°C		47			47	75		
Vn	(see Note 7)	f = 1 kHz	25 0		13			13	20	nV/√Hz	
V	Peak-to-peak equivalent input	f = 0 to 1 Hz	25°C		0.5			0.5			
VN(PP)	noise voltage	f = 0 to 10 Hz	25'0		1.5			1.5		μV	
In	Equivalent input noise current	f = 10 kHz	25°C		0.004			0.004		pA/√Hz	
	Gain-bandwidth product	f = 10 kHz, R _L = 10 kΩ, C _L = 100 pF	25°C		1.9			1.9		MHz	
[¢] m	Phase margin at unity gain	RL = 10 kΩ, CL = 100 pF	25°C		48°			48°			

[†] Full range is 0°C to 70°C.

NOTE 7: This parameter is tested on a sample basis for the TLC2654A. For other test requirements, please contact the factory. This statement has no bearing on testing or nontesting of other parameters.



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

	DADAMETED	TEAT CONDITIONS		- +	٦	FLC2654	I	Т	LC2654A	d I	LINUT
	PARAMETER	TEST CO	NDITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage			25°C		5	20		4	10	μV
۷Ю	(see Note 4)			Full range			40			30	μv
αΛΙΟ	Temperature coefficient of input offset voltage			Full range		0.01	0.05		0.01	0.05	μV/°C
	Input offset voltage long-term drift (see Note 5)	V _{IC} = 0,	R _S = 50 Ω	25°C		0.003	0.06		0.003	0.02	μV/mc
10	Input offset current			25°C		30	60		30	60	рА
U	input bilset current			Full range			200			200	р <u>л</u>
IB	Input bias current			25°C		50	60		50	60	pА
۵Iי				Full range			200			200	
VICR	Common-mode input voltage range	R _S = 50 Ω		Full range	-5 to 2.7			-5 to 2.7			v
.,	Maximum positive peak	D (0) 0	0 11 / 0	25°C	4.7	4.8		4.7	4.8		
VOM+	output voltage swing	$R_{L} = 10 \text{ k}\Omega,$	See Note 6	Full range	4.7			4.7			V
Varia	Maximum negative peak		See Note 6	25°C	-4.7	-4.9		-4.7	-4.9		v
VOM-	output voltage swing	$R_{L} = 10 \text{ k}_{2}$	See Note 6	Full range	-4.7			-4.7			V
AVD	Large-signal differential	$V_{O} = \pm 4 V$, $R_{L} =$	$P_{\rm L} = 10 \rm kO$	25°C	120	155		135	155		dB
~vD	voltage amplification	VO - ⊥+ v,		Full range	120			125			
	Internal chopping frequency			25°C		10			10		kHz
	Clamp on-state current	R _L = 100 kΩ		25°C	25			25			μA
	Clamp on-State current			Full range	25			25			μΛ
	Clamp off-state current	$V_{O} = -4 V t$	o 4 V	25°C			100			100	рA
		10- 11	0 + 1	Full range			100			100	P/ \
CMDD	Common-mode rejection	$V_{O} = 0,$	-:-	25°C	105	125		110	125		
CMRR	ratio	$V_{IC} = V_{ICR}$ $R_S = 50 \Omega$	nin,	Full range	105			110			dB
ksvr	Supply voltage rejection	$V_{DD\pm} = \pm 2.5$		25°C	110	125		110	125		dB
~3vK		V _O = 0,	R _S = 50 Ω	Full range	110			110			
סס	Supply current	$V_{O} = 0,$	No load	25°C		1.5	2.4		1.5	2.4	mA
-00	Cappy ouron	1 ^{•0} -0,	110 1000	Full range			2.5			2.5	

[†]Full range is -40°C to 85°C

NOTES: 4. This parameter is not production tested full range. Thermocouple effects preclude measurement of the actual V_{IO} of these devices in high-speed automated testing. V_{IO} is measured to a limit determined by the test equipment capability at the temperature extremes. The test ensures that the stabilization circuitry is performing properly.

5. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

6. Output clamp is not connected.



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

•	5		•	Ý 6						
		TEST	- +	Т	LC2654		TL	C2654A	l.	
	PARAMETER	CONDITIONS	Τ _Α †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR+			25°C	1.5	2		1.5	2		1////
3R+	Positive slew rate at unity gain	$V_0 = \pm 2.3 V,$	Full range	1.2			1.2			V/μs
SR-		R _L = 10 kΩ, C _I = 100 pF	25°C	2.3	3.7		2.3	3.7		Mue
3R-	Negative slew rate at unity gain		Full range	1.5			1.5			V/μs
Vn	Equivalent input noise voltage (see Note 7)	f = 10 Hz	25°C		47			47	75	
		f = 1 kHz	25 0		13			13	20	nV/√Hz
M	Peak-to-peak equivalent input	f = 0 to 1 Hz	0500		0.5			0.5		μV
VN(PP)	noise voltage	f = 0 to 10 Hz	25°C		1.5			1.5		
In	Equivalent input noise current	f = 10 kHz	25°C		0.004			0.004		pA/√Hz
	Gain-bandwidth product	f = 10 kHz, R _L = 10 kΩ, C _L = 100 pF	25°C		1.9			1.9		MHz
[¢] m	Phase margin at unity gain	R _L = 10 kΩ, C _L = 100 pF	25°C		48°			48°		
[¢] m	Phase margin at unity gain	R _L = 10 kΩ,	25°C		48°			48°		

[†] Full range is -40° C to 85° C.

NOTE 7: This parameter is tested on a sample basis for the TLC2654A. For other test requirements, please contact the factory. This statement has no bearing on testing or nontesting of other parameters.



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

electrical characteristics at specified free-air temperature, $V_{DD\pm} = \pm 5 V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T₄Ť		LC26540 LC26541			.C2654A .C2654A		UNIT
			· A ·	MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage (see Note 4)		25°C Full range		5	20 50		4	10 40	μV
αΛΙΟ	Temperature coefficient of input offset voltage		Full range		0.01	0.05*		0.01	0.05*	μV/°C
	Input offset voltage long-term drift (see Note 5)	$V_{IC} = 0, \qquad R_S = 50 \ \Omega$	25°C		0.003	0.06*		0.003	0.02*	μV/mc
IIO	Input offset current		25°C		30	60		30	60	рА
10	•		Full range			500			500	
IВ	Input bias current		25°C		50	60		50	60	рА
чБ			Full range			500			500	P''
VICR	Common-mode input voltage range	R _S = 50 Ω	Full range	-5 to 2.7			-5 to 2.7			v
V _{OM+}	Maximum positive peak	$R_1 = 10 k\Omega$, See Note 6	25°C	4.7	4.8		4.7	4.8	V	v
· Olvi +	output voltage swing		Full range	4.7			4.7			
V _{OM} -	Maximum negative peak	$R_1 = 10 k\Omega$, See Note 6	25°C	-4.7	-4.9		-4.7	-4.9		v
*0IVI-	output voltage swing		Full range	-4.7			-4.7			v
AVD	Large-signal differential voltage amplification	$V_{O} = \pm 4 V$, $R_{L} = 10 k\Omega$	25°C Full range	120 120	155		135 120	155		dB
	Internal chopping frequency		25°C	120	10		120	10		kHz
	-		25°C	25			25			
	Clamp on-state current	$R_L = 100 \text{ k}\Omega$	Full range	25			25			μA
			25°C			100			100	
	Clamp off-state current	$V_{O} = -4 V \text{ to } 4 V$	Full range			500			500	рА
CMRR	Common-mode rejection	$V_{O} = 0,$	25°C	105	125		110	125		dD
	ratio	$V_{IC} = V_{ICR}$ min, R _S = 50 Ω	Full range	105			110			dB
ksvr	Supply voltage rejection	$V_{DD\pm}$ = ±2.3 V to ±8 V,	25°C	110	125		110	125		dB
~3vK	ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_{O} = 0$, $R_{S} = 50 \Omega$	Full range	105			110			
IDD	Supply current	V _O = 0, No load	25°C		1.5	2.4		1.5	2.4	mA
יטטי	Cappy our one		Full range			2.5			2.5	

* On products complaint to MIL-STD-883, Class B, this parameter is not production tested.

[†] Full range is -40° to 125° C for Q suffix, -55° to 125° C for M suffix.

NOTES: 4. This parameter is not production tested full range. Thermocouple effects preclude measurement of the actual V_{IO} of these devices in high-speed automated testing. V_{IO} is measured to a limit determined by the test equipment capability at the temperature extremes. The test ensures that the stabilization circuitry is performing properly.

5. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

6. Output clamp is not connected.



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

operating characteristics at specified free-air temperature, V_{DD±} = ± 5 V

	PARAMETER	TEST CONDITIONS	τ _A †	TLO TLO TLO TLO	UNIT			
			MIN	TYP	MAX			
SR+ Positive slew rate at unity gain		25°C	1.5	2		Mura		
	Positive siew rate at unity gain		Full range	1.1				
CD.	SR- Negative slew rate at unity gain	$V_{O} = \pm 2.3 V$, $R_{L} = 10 k\Omega$, $C_{L} = 100 pF$	25°C	2.3	3.7		V/µs	
38-			Full range	1.3			v/µs	
V		f = 10 Hz	25°C		47			
Vn	Equivalent input noise voltage	f = 1 kHz	25°C		13		nV/√Hz	
	Peak-to-peak equivalent input	f = 0 to 1 Hz	25°C		0.5			
V _{N(PP)}	noise voltage	f = 0 to 10 Hz	25°C		1.5		μV	
I _n	Equivalent input noise current	f = 1 kHz	25°C		0.004		pA/√Hz	
	Gain-bandwidth product	$f = 10 \text{ kHz},$ $R_L = 10 \text{ k}\Omega,$ $C_L = 100 \text{ pF}$	25°C		1.9		MHz	
[¢] m	Phase margin at unity gain	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C		48°			

[†] Full range is -40° to 125°C for Q suffix, -55° to 125°C for M suffix.



TLC2654, TLC2654A Advanced LinCMOS[™] LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS SLOS020G – NOVEMBER 1988 – REVISED APRIL 2001

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution	2
	Normalized input offset voltage	vs Chopping frequency	3
IIO	Input offset current	vs Chopping frequency vs Free-air temperature	4 5
IIB	Input bias current	vs Common-mode input voltage vs Chopping frequency vs Free-air temperature	6 7 8
	Clamp current	vs Output voltage	9
VOM	Maximum peak output voltage swing	vs Output current vs Free-air temperature	10 11
VO(PP)	Maximum peak-to-peak output voltage swing	vs Frequency	12
CMRR	Common-mode rejection ratio	vs Frequency	13
AVD	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	14 15
	Chopping frequency	vs Supply voltage vs Free-air temperature	16 17
IDD	Supply current	vs Supply voltage vs Free-air temperature	18 19
los	Short-circuit output current	vs Supply voltage vs Free-air temperature	20 21
SR	Slew rate	vs Supply voltage vs Free-air temperature	22 23
	Voltage-follower pulse response	Small signal Large signal	24 25
V _{N(PP)}	Peak-to-peak input noise voltage	vs Chopping frequency	26, 27
Vn	Equivalent input noise voltage	vs Frequency	28
k SVR	Supply voltage rejection ratio	vs Frequency	29
	Gain-bandwidth product	vs Supply voltage vs Free-air temperature	30 31
фт	Phase margin	vs Supply voltage vs Load capacitance	32 33
	Phase shift	vs Frequency	14



TLC2654, TLC2654A Advanced LinCMOSTM LOW-NOISE CHOPPER-STABILIZED OPERATIONAL AMPLIFIERS SLOS020G – NOVEMBER 1988 – REVISED APRIL 2001


TYPICAL CHARACTERISTICS[†]





SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001


TYPICAL CHARACTERISTICS[†]






SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

TYPICAL CHARACTERISTICS[†]





SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001




TYPICAL CHARACTERISTICS[†]



SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001


TYPICAL CHARACTERISTICS[†]





SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001


TYPICAL CHARACTERISTICS[†]





SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001


TYPICAL CHARACTERISTICS





SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001







SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

APPLICATION INFORMATION

capacitor selection and placement

Leakage and dielectric absorption are the two important factors to consider when selecting external capacitors C_{XA} and C_{XB}. Both factors can cause system degradation, negating the performance advantages realized by using the TLC2654.

Degradation from capacitor leakage becomes more apparent with increasing temperatures. Low-leakage capacitors and standoffs are recommended for operation at T_A = 125°C. In addition, guard bands are recommended around the capacitor connections on both sides of the printed-circuit board to alleviate problems caused by surface leakage on circuit boards.

Capacitors with high dielectric absorption tend to take several seconds to settle upon application of power, which directly affects input offset voltage. In applications needing fast settling of input voltage, high-guality film capacitors such as mylar, polystyrene, or polypropylene should be used. In other applications, a ceramic or other low-grade capacitor can suffice.

Unlike many choppers available today, the TLC2654 is designed to function with values of CXA and CXB in the range of 0.1 µF to 1 µF without degradation to input offset voltage or input noise voltage. These capacitors should be located as close as possible to CXA and CXB and return to either VDD- or C RETURN. On many choppers, connecting these capacitors to V_{DD} causes degradation in noise performance; this problem is eliminated on the TLC2654.


internal/external clock

The TLC2654 has an internal clock that sets the chopping frequency to a nominal value of 10 kHz. On 8-pin packages, the chopping frequency can only be controlled by the internal clock; however, on all 14-pin packages and the 20-pin FK package the device chopping frequency can be set by the internal clock or controlled externally by use of the INT/EXT and CLK IN. To use the internal 10-kHz clock, no connection is necessary. If external clocking is desired, connect INT/EXT to VDD- and the external clock to CLK IN. The external clock trip point is 2.5 V above the negative rail; however, CLK IN can be driven from the negative rail to 5 V above the negative rail. This allows the TLC2654 to be driven directly by 5-V TTL and CMOS logic when operating in the single-supply configuration. If this 5-V level is exceeded, damage could occur to the device unless the current

into CLK IN is limited to ±5 mA. A divide-by-two frequency divider interfaces with CLK IN and sets the chopping frequency. The chopping frequency appears on CLK OUT.

overload recovery/output clamp

When large differential-input-voltage conditions are applied to the TLC2654, the nulling loop attempts to prevent the output from saturating by driving CXA and CXB to internally-clamped voltage levels. Once the overdrive condition is removed, a period of time is required to allow the built-up charge to dissipate. This time period is defined as overload recovery time (see Figure 34). Typical overload recovery time for the TLC2654 is significantly faster than competitive products; however, this time can be reduced further by use of internal clamp circuitry accessible through CLAMP if required.





APPLICATION INFORMATION

overload recovery/output clamp (continued)

The clamp is a switch that is automatically activated when the output is approximately 1 V from either supply rail. When connected to the inverting input (in parallel with the closed-loop feedback resistor), the closed-loop gain is reduced and the TLC2654 output is prevented from going into saturation. Since the output must source or sink current through the switch (see Figure 9), the maximum output voltage swing is slightly reduced.

thermoelectric effects

To take advantage of the extremely low offset voltage temperature coefficient of the TLC2654, care must be taken to compensate for the thermoelectric effects present when two dissimilar metals are brought into contact with each other (such as device leads being soldered to a printed-circuit board). It is not uncommon for dissimilar metal junctions to produce thermoelectric voltages in the range of several microvolts per degree Celsius (orders of magnitude greater than the 0.01 μ V/°C typical of the TLC2654).

To help minimize thermoelectric effects, pay careful attention to component selection and circuit-board layout. Avoid the use of nonsoldered connections (such as sockets, relays, switches, etc.) in the input signal path. Cancel thermoelectric effects by duplicating the number of components and junctions in each device input. The use of low-thermoelectric-coefficient components, such as wire-wound resistors, is also beneficial.

latch-up avoidance

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC2654 inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques to reduce the chance of latch-up should be used whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltages should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be stunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the supply rails and is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor. The chance of latch-up occurring increases with increasing temperature and supply voltage.

electrostatic-discharge protection

The TLC2654 incorporates internal ESD-protection circuits that prevent functional failures at voltages at or below 2000 V. Care should be exercised in handling these devices, as exposure to ESD may result in degradation of the device parametric performance.

theory of operation

Chopper-stabilized operational amplifiers offer the best dc performance of any monolithic operational amplifier. This superior performance is the result of using two operational amplifiers — a main amplifier and a nulling amplifier – plus oscillator-controlled logic and two external capacitors to create a system that behaves as a single amplifier. With this approach, the TLC2654 achieves submicrovolt input offset voltage, submicrovolt noise voltage, and offset voltage variations with temperature in the nV/°C range.

The TLC2654 on-chip control logic produces two dominant clock phases: a nulling phase and an amplifying phase. The term chopper-stabilized derives from the process of switching between these two clock phases. Figure 35 shows a simplified block diagram of the TLC2654. Switches A and B are make-before-break types.




SLOS020G - NOVEMBER 1988 - REVISED APRIL 2001

APPLICATION INFORMATION

theory of operation (continued)

During the nulling phase, switch A is closed, shorting the nulling amplifier inputs together and allowing the nulling amplifier to reduce its own input offset voltage by feeding its output signal back to an inverting input node. Simultaneously, external capacitor C_{XA} stores the nulling potential to allow the offset voltage of the amplifier to remain nulled during the amplifying phase.



Pin numbers shown are for the D (14 pin), J, and N packages.

Figure 35. TLC2654 Simplified Block Diagram

During the amplifying phase, switch B is closed, connecting the output of the nulling amplifier to a noninverting input of the main amplifier. In this configuration, the input offset voltage of the main amplifier is nulled. Also, external capacitor C_{XB} stores the nulling potential to allow the offset voltage of the main amplifier to remain nulled during the next nulling phase.

This continuous chopping process allows offset voltage nulling during variations in time and temperature and over the common-mode input voltage range and power supply range. In addition, because the low-frequency signal path is through both the null and main amplifiers, extremely high gain is achieved.

The low-frequency noise of a chopper amplifier depends on the magnitude of the component noise prior to chopping and the capability of the circuit to reduce this noise while chopping. The use of the Advanced LinCMOS process, with its low-noise analog MOS transistors and patent-pending input stage design, significantly reduces the input noise voltage.

The primary source of nonideal operation in chopper-stabilized amplifiers is error charge from the switches. As charge imbalance accumulates on critical nodes, input offset voltage can increase especially with increasing chopping frequency. This problem has been significantly reduced in the TLC2654 by use of a patent-pending compensation circuit and the Advanced LinCMOS process.

The TLC2654 incorporates a feed-forward design that ensures continuous frequency response. Essentially, the gain magnitude of the nulling amplifier and compensation network crosses unity at the break frequency of the main amplifier. As a result, the high-frequency response of the system is the same as the frequency response of the main amplifier. This approach also ensures that the slewing characteristics remain the same during both the nulling and amplifying phases.

The primary limitation on ac performance is the chopping frequency. As the input signal frequency approaches the chopper's clock frequency, intermodulation (or aliasing) errors result from the mixing of these frequencies. To avoid these error signals, the input frequency must be less than half the clock frequency. Most choppers available today limit the internal chopping frequency to less than 500 Hz in order to eliminate errors due to the charge imbalancing phenomenon mentioned previously. However, to avoid intermodulation errors on a 500-Hz chopper, the input signal frequency must be limited to less than 250 Hz.



APPLICATION INFORMATION

theory of operation (continued)

The TLC2654 removes this restriction on ac performance by using a 10-kHz internal clock frequency. This high chopping frequency allows amplification of input signals up to 5 kHz without errors due to intermodulation and greatly reduces low-frequency noise.

THERMAL INFORMATION

temperature coefficient of input offset voltage

Figure 36 shows the effects of package-included thermal EMF. The TLC2654 can null only the offset voltage within its nulling loop. There are metal-to-metal junctions outside the nulling loop (bonding wires, solder joints, etc.) that produce EMF. In Figure 36, a TLC2654 packaged in a 14-pin plastic package (N package) was placed in an oven at 25°C at t = 0, biased up, and allowed to stabilize. At t = 3 min, the oven was turned on and allowed to rise in temperature to 125°C. As evidenced by the curve, the overall change in input offset voltage with temperature is less than the specified maximum limit of 0.05 μ V/°C.




Figure 36. Effects of Package-Induced Thermal EMF





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9089504QPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9089504QPA TLC2654AM	Samples
TLC2654AC-8D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		2654AC	Samples
TLC2654ACP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC2654AC	Samples
TLC2654AI-8D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		2654AI	Samples
TLC2654AIP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		TLC2654AI	Samples
TLC2654AMJGB	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9089504QPA TLC2654AM	Samples
TLC2654C-14DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC2654C	Samples
TLC2654C-8D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		2654C	Samples
TLC2654C-8DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		2654C	Samples
TLC2654CN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC2654CN	Samples
TLC2654CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		TLC2654CP	Samples
TLC2654I-8D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		26541	Samples
TLC2654I-8DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	26541	Samples
TLC2654IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		TLC2654IP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



www.ti.com

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC2654A, TLC2654AM :

Catalog : TLC2654A

Military : TLC2654AM

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC2654C-14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC2654C-8DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC2654I-8DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC2654C-14DR	SOIC	D	14	2500	350.0	350.0	43.0
TLC2654C-8DR	SOIC	D	8	2500	353.0	353.0	32.0
TLC2654I-8DR	SOIC	D	8	2500	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal	

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLC2654AC-8D	D	SOIC	8	75	507	8	3940	4.32
TLC2654AC-8D	D	SOIC	8	75	505.46	6.76	3810	4
TLC2654ACP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC2654AI-8D	D	SOIC	8	75	505.46	6.76	3810	4
TLC2654AI-8D	D	SOIC	8	75	507	8	3940	4.32
TLC2654AIP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC2654C-8D	D	SOIC	8	75	505.46	6.76	3810	4
TLC2654C-8D	D	SOIC	8	75	507	8	3940	4.32
TLC2654CN	N	PDIP	14	25	506	13.97	11230	4.32
TLC2654CP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC2654I-8D	D	SOIC	8	75	507	8	3940	4.32
TLC2654I-8D	D	SOIC	8	75	505.46	6.76	3810	4
TLC2654IP	Р	PDIP	8	50	506	13.97	11230	4.32

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.




JG0008A

PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 2. This drawing is subject to change without notice.3. This package can be hermetically sealed with a ceramic lid using glass frit.

- Index point is provided on cap for terminal identification.
 Falls within MIL STD 1835 GDIP1-T8




JG0008A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated