SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000

#### features

- Dual-Input, Single-Output MOSFET Switch With No Reverse Current Flow (No Parasitic Diodes)
- IN1...250-mΩ, 500-mA N-Channel; 18-μA Supply Current
- IN2...1.3-Ω, 100-mA P-Channel;
  0.75-μA Supply Current (V<sub>AUX</sub> Mode)
- Advanced Switch Control Logic
- CMOS and TTL Compatible Enable Input
- Controlled Rise, Fall, and Transition Times
- 2.7 V to 5.5 V Operating Range
- SOT-23-5 and SOIC-8 Package
- -40°C to 85°C Ambient Temperature Range
- 2-kV Human Body Model, 750-V Charged Device Model, 200-V Machine-Model ESD Protection

#### typical applications

- Notebook and Desktop PCs
- Cell phone, Palmtops, and PDAs
- Battery Management



Figure 1. Typical Dual-Input Single-Output Application

#### description

The TPS2104 and TPS2105 are dual-input, single-output power switches designed to provide uninterrupted output voltage when transitioning between two independent power supplies. Both devices combine one n-channel (250 m $\Omega$ ) and one p-channel (1.3  $\Omega$ ) MOSFET with a single output. The p-channel MOSFET (IN2) is used with auxiliary power supplies that deliver lower current for standby modes. The n-channel MOSFET (IN1) is used with a main power supply that delivers higher current required for normal operation. Low on-resistance makes the n-channel the ideal path for higher main supply current when power-supply regulation and system voltage drops are critical. When using the p-channel MOSFET, quiescent current is reduced to 0.75  $\mu$ A to decrease the demand on the standby power supply. The MOSFETs in the TPS2104 and TPS2105 do not have the parasitic diodes, typically found in discrete MOSFETs, thereby preventing back-flow current when the switch is off.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000

DEVICE	ENABLE	OPERATING MAXIMUM INPUT VOLTAGE RANGE CURRENT, IN1 (V) (mA)		MAXIMUM INPUT CURRENT, IN2 (mA)	AMBIENT TEMPERATURE RANGE (°C)				
TPS2100	EN	2.7 to 4	500	10	-40 to 70				
TPS2101	EN	2.7 to 4	500	10	-40 to 70				
TPS2102	EN	2.7 to 4	500	100	-40 to 70				
TPS2103	EN	2.7 to 4	500	100	-40 to 70				
TPS2104	EN	2.7 to 5.5	500	100	-40 to 85				
TPS2105	EN	2.7 to 5.5	500	100	-40 to 85				

### Selection Guide, VAUX Power-Distribution Switches

#### AVAILABLE OPTIONS FOR TPS2104, TPS2105

			PACKAGED DE	VICES
т <sub>А</sub>	DEVICE	ENABLE	SOT-23-5 (DBV) <sup>†</sup>	SOIC-8 (D)
-40°C to 85°C	TPS2104	EN	TSP2104DBV <sup>†</sup>	TPS2104D
-40 0 10 85 0	TPS2105	EN	TPS2105DBV <sup>†</sup>	TPS2105D

Both packages are available left-end taped and reeled. Add an R suffix to the D device type (e.g., TPS2105DR).

<sup>†</sup> Add T (e.g., TPS2104DBVT) to indicate tape and reel at order quantity of 250 parts.

Add R (e.g., TPS2104DBVR) to indicate tape and reel at order quantity of 3000 parts.

	TPS2104									
VIN1	VIN2	EN	OUT							
0 V	0 V	XX	GND							
0 V	5 V	L	GND							
5 V	0 V	L	VIN1							
5 V	5 V	L	VIN1							
0 V	5 V	Н	VIN2							
5 V	0 V	Н	VIN2							
5 V	5 V	Н	VIN2							

#### **Function Tables**

	TPS2105									
VIN1	VIN2	EN	OUT							
0 V	0 V	XX	GND							
0 V	5 V	Н	GND							
5 V	0 V	Н	VIN1							
5 V	5 V	Н	VIN1							
0 V	5 V	L	VIN2							
5 V	0 V	L	VIN2							
5 V	5 V	L	VIN2							

XX = don't care



SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000





**TPS2105** functional block diagram





SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000

#### **Terminal Functions**

		TERMINA	L				
		N	0.			DESCRIPTION	
NAME	TPS	2104	TPS	S2105	1/O	DESCRIPTION	
	DBV	D	DBV	D			
EN			1	3	Ι	Active-high enable for IN1-OUT switch	
EN	1	3			Ι	Active-low enable for IN1-OUT switch	
GND	2	2	2	2	Ι	Ground	
IN1 <sup>†</sup>	5	5	5	5	1	Main input voltage, NMOS drain (250 m $\Omega$ ), require 0.22 $\mu$ F bypass	
IN2†	3	1	3	1	I	Auxilliary input voltage, PMOS drain (1.3 $\Omega),$ require 0.22 $\mu F$ bypass	
OUT	4	7, 8	4	7, 8	0	Power switch output	
NC		4, 6		4, 6		No connection	

<sup>†</sup> Unused INx should not be grounded.

#### detailed description

#### power switches

#### n-channel MOSFET

The IN1-OUT n-channel MOSFET power switch has a typical on-resistance of 250 m $\Omega$  at 5-V input voltage, and is configured as a high-side switch.

#### p-channel MOSFET

The IN2-OUT p-channel MOSFET power switch has a typical on-resistance of 1.3  $\Omega$  at 5-V input voltage and is configured as a high-side switch. When operating, the p-channel MOSFET quiescent current is reduced to typically 0.75  $\mu A.$ 

#### charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

#### driver

The driver controls the gate voltage of the IN1-OUT and IN2-OUT power switches. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the drivers incorporate circuitry that controls the rise times and fall times of the output voltage.

#### enable

The logic enable will turn on the IN2-OUT power switch when a logic high is present on  $\overline{EN}$  (TPS2104) or logic low is present on EN (TPS2105). A logic low input on  $\overline{EN}$  (TPS2104) or logic high on EN (TPS2105) restores bias to the drive and control circuits and turns on the IN1-OUT power switch. The enable input is compatible with both TTL and CMOS logic levels.



SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Input voltage range, $V_{I(IN1)}$ (see Note 1)	V V A A e C C
	C C V V

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to GND.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DBV	309 mW	3.1 mW/°C	170 mW	123 mW
D	568 mW	5.7 mW/°C	313 mW	227 mW

#### recommended operating conditions

	MIN	MAX	UNIT
Input voltage, VI(INx)	2.7	5.5	V
Input voltage, VI at EN and EN	0	5.5	V
Continuous output current, IO(IN1)		500	mA
Continuous output current, IO(IN2)		100‡	mA
Operating virtual junction temperature, TJ	-40	125	°C

<sup>‡</sup> The device can deliver up to 220 mA at I<sub>O(IN2)</sub>. However, operation at the higher current levels will result in greater voltage drop across the device, and greater voltage droop when switching between IN1 and IN2.

# electrical characteristics over recommended operating junction temperature range, $V_{I(IN1)} = V_{(IN2)} = 5 \text{ V}$ , $I_O = \text{rated current}$ (unless otherwise noted)

#### power switch

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT		
	IN1-OUT	TJ = 25°C		250			
rDS(on) On-state resistance	101-001	T <sub>J</sub> = 125°C		350	435	mΩ	
rDS(on) On-state resistance	IN2-OUT	TJ = 25°C		1.3		Ω	
	1112-001	TJ = 125°C		1.5	2.4		

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient termperature; thermal effects must be taken into account separately.



SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000

# electrical characteristics over recommended operating junction temperature range, $V_{I(IN1)} = V_{(IN2)} = 5 V$ , $I_{O}$ = rated current (unless otherwise noted) (continued)

### enable input (EN and EN)

	PARAMETER	Т	MIN	TYP	MAX	UNIT	
VIH	High-level input voltage	2.7 V ≤ V <sub>I(IN</sub>	2			V	
VIL	Low-level input voltage	2.7 V ≤ V <sub>I(IN</sub>	$2.7 \text{ V} \leq \text{V}_{I(INx)} \leq 5.5 \text{ V}$			0.8	V
	Input ourropt	TPS2104	$\overline{EN} = 0 \text{ V or } \overline{EN} = V_{I(INx)}$	-0.5		0.5	μΑ
Ч	Input current	TPS2105	$EN = 0 V \text{ or } EN = V_{I(INx)}$	-0.5		0.5	μΑ

#### supply current

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT	
h Orașel			$\overline{EN} = H,$	TJ = 25°C		0.75		μA	
		TPS2104	IN2 selected	$-40^\circ C \leq T_J \leq 125^\circ C$			1.5	μΑ	
		1952104	EN = L, IN1 selected	TJ = 25°C		18		μΑ	
	Supply ourrent			$-40^\circ C \leq T_J \leq 125^\circ C$			35		
1	Supply current	TPS2105	EN = L, IN2 selected	TJ = 25°C		0.75		μA	
				$-40^\circ C \le T_J \le 125^\circ C$			1.5		
			EN = H,	TJ = 25°C		18			
			IN1 selected	$-40^\circ C \leq T_J \leq 125^\circ C$			35	μA	

### switching characteristics, $T_J = 25^{\circ}C$ , $V_{I(IN1)} = V_{I(IN2)} = 5 V$ (unless otherwise noted)<sup>†</sup>

	PARAMETER		TE	ST CONDITIC	ons†	MIN TYP	MAX	UNIT	
	t <sub>r</sub> Output rise time			$C_L = 1 \ \mu F$ ,	IL = 500 mA	340			
		IN1-OUT	$V_{I(IN2)} = 0$	$C_L = 10 \ \mu F$ ,	I <sub>L</sub> = 500 mA	340			
+				$C_L = 1 \mu F$ ,	I <sub>L</sub> = 100 mA	312			
۲				$C_L = 1 \ \mu F$ ,	I <sub>L</sub> = 100 mA	3.4		μs	
		IN2-OUT	$V_{I(IN1)} = 0$	$C_L = 10 \ \mu F$ ,	I <sub>L</sub> = 100 mA	34			
				$C_L = 1 \mu F$ ,	IL = 10 mA	3.5			
		IN1-OUT	V <sub>I(IN2)</sub> = 0	$C_L = 1 \ \mu F$ ,	IL = 500 mA	6		μs	
				$C_L = 10 \ \mu F$ ,	I <sub>L</sub> = 500 mA	108			
t <sub>f</sub>	Output fall time			$C_L = 1 \mu F$ ,	I <sub>L</sub> = 100 mA	8			
ч			V <sub>I(IN1)</sub> = 0	$C_L = 1 \ \mu F$ ,	I <sub>L</sub> = 100 mA	100			
		IN2-OUT		$C_L = 10 \ \mu$ F,	I <sub>L</sub> = 100 mA	990			
				$C_L = 1 \ \mu F$ ,	IL = 10 mA	1000			
touu	Propagation delay time, low-to-high output	IN1-OUT	$V_{I(IN2)} = 0$	C1 = 10 11E	lı = 100 mA	55			
<sup>t</sup> PLH	r ropagation delay time, low-to-high output	IN2-OUT	$V_{I(IN1)} = 0$	Ο ΙΟ μΓ,	1 <u> </u>	1		μs	
touu	Propagation delay time, high-to-low output	IN1-OUT	$V_{I(IN2)} = 0$	$C_{1} = 10 \mu E$	lı = 100 mA	1.5		μs	
<sup>t</sup> PHL	r topagation delay time, high-to-tow output	IN2-OUT	$V_{I(IN1)} = 0$	Ο ΙΟ μΙ,		50			

<sup>†</sup> All timing parameters refer to Figure 2.



SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000



WAVEFORMS

Figure 2. Test Circuit and Voltage Waveforms

#### Table of Timing Diagrams<sup>†</sup>

	FIGURE
Propagation Delay and Rise Time With $1-\mu F$ Load, IN1	3
Propagation Delay and Rise Time With $1-\mu F$ Load, IN2	4
Propagation Delay and Fall Time With 1- $\mu$ F Load, IN1	5
Propagation Delay and Fall Time With 1- $\mu$ F Load, IN2	6

<sup>†</sup> Waveforms shown in Figures 3–6 refer to TPS2104 at  $T_J = 25^{\circ}C$ 



SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000



#### PARAMETER MEASUREMENT INFORMATION



SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000

#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

		FIGURE
IN1 Switch Rise Time	vs Output Current	7
IN2 Switch Fall Time	vs Output Current	8
IN1 Switch Fall Time	vs Output Current	9
IN2 Switch Fall Time	vs Output Current	10
Output Voltage Droop	vs Output Current When Output Is Switched From IN2 to IN1	11
Inrush Current	vs Output Capacitance	12
IN1 Supply Current	vs Junction Temperature (IN1 Enabled)	13
IN1 Supply Current	vs Junction Temperature (IN1 Disabled)	14
IN2 Supply Current	vs Junction Temperature (IN2 Enabled)	15
IN2 Supply Current	vs Junction Temperature (IN2 Disabled)	16
IN1-OUT On-State Resistance	vs Junction Temperature	17
IN2-OUT On-State Resistance	vs Junction Temperature	18







SLVS235A – SEPTEMBER 1999 – REVISED APRIL 2000

#### **TYPICAL CHARACTERISTICS**



<sup>†</sup> If switching from IN1 to IN2, the voltage droop is much smaller. Therefore, the load capacitance should be chosen according to the curves in Figure 15.



SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000

#### **TYPICAL CHARACTERISTICS**





# TPS2104, TPS2105 VALLX POWER-DISTRIBUTION SWITCHES

SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000



#### **TYPICAL CHARACTERISTICS**

#### **APPLICATION INFORMATION**





#### power-supply considerations

A 0.22- $\mu$ F ceramic bypass capacitor between IN and GND, close to the device is recommended. The output capacitor should be chosen based on the size of the load during the transition of the switch. A 220- $\mu$ F capacitor is recommended for 100-mA loads. Typical output capacitors (xx  $\mu$ F, shown in Figure 19) required for a given load can be determined from Figure 11 which shows the output voltage droop when output is switched from IN2 to IN1. The output voltage droop is insignificant when output is switched from IN1 to IN2. Additionally, bypassing the output with a 1- $\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.



SLVS235A – SEPTEMBER 1999 – REVISED APRIL 2000

#### **APPLICATION INFORMATION**

#### power supply considerations (continued)

#### switch transition

The n-channel MOSFET on IN1 uses a charge pump to create the gate-drive voltage, which gives the IN1 switch a rise time of approximately 0.4 ms. The p-channel MOSFET on IN2 has a simpler drive circuit that allows a rise time of approximately 4  $\mu$ s. Because the device has two switches and a single enable pin, these rise times are seen as transition times, from IN1 to IN2, or IN2 to IN1, by the output. The controlled transition times help limit the surge currents seen by the power supply during switching.

#### thermal protection

Thermal protection provided on the IN1 switch prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The increased dissipation causes the junction temperature to rise to dangerously high levels. The protection circuit senses the junction temperature of the switch and shuts it off at approximately 145°C (T<sub>J</sub>). The switch remains off until the junction temperature has dropped approximately 10°C. The switch continues to cycle in this manner until the load fault or input power is removed.

#### undervoltage lockout

An undervoltage lockout function is provided to ensure that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch quickly turns off. This function facilitates the design of hot-insertion systems that may not have the capability to turn off the power switch before input power is removed. Upon reinsertion, the power switch will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

#### power dissipation and junction temperature

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. First, find  $r_{on}$  at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{on}$  from Figure 17 or Figure 18. Next calculate the power dissipation using:

$$P_{D} = r_{on} \times I^{2}$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

 $T_A$  = Ambient temperature

 $R_{\theta JA}$  = Thermal resistance

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation using the calculated value as the new estimate. Two or three iterations are generally sufficient to obtain a reasonable answer.

#### **ESD** protection

All TPS2104 and TPS2105 terminals incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model, 750-V CDM, and 200-V machine-model discharge as defined in MIL-STD-883C.



SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000

**MECHANICAL DATA** 

#### DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178



# $\begin{array}{c} TPS2104,\,TPS2105\\ V_{AUX}\,POWER\text{-}DISTRIBUTION\,SWITCHES \end{array}$

SLVS235A - SEPTEMBER 1999 - REVISED APRIL 2000

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

# D (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated