

# TPS274C65CP 72mΩ Quad-Channel Smart High-Side Switch With Diagnostics

## 1 Features

- Quad-channel 72mΩ  $R_{ON}$  smart high-side switch
  - Low  $R_{ON}$  ensures low power dissipation for up to 2A DC loads
- Improve system level reliability through [adjustable current limiting](#)
  - TPS274C65CP: Current limit set-point from 250mA to 1.9A
  - TPS274C65CPH: Current limit set-point from 290mA to 2.26A
- Drive [inductive, capacitive, and resistive loads](#)
  - Adjustable current limit for capacitor charging
  - Integrated output clamp to demagnetize inductive loads
- Robust output protection
  - Integrated thermal shutdown
  - Protection against short-to-ground events
  - Configurable fault handling
- Diagnostic features enable improved module intelligence
  - Wire-break detection
  - Short-to-supply detection
- Small 6mm × 6mm leadless package

## 2 Applications

- [Industrial PLC systems](#)
  - [Digital output modules](#)
  - [IOLink master ports](#)
  - [Sensor supplies](#)

## 3 Description

The TPS274C65CP device is a quad-channel smart high-side switch designed to meet the requirements of industrial control systems. The low 72mΩ  $R_{DS(ON)}$  minimizes device power dissipation even when providing large output load current. The device integrates protection and diagnostic features to ensure system protection even during harmful events like short circuits or load failures. The device protects against faults through a [reliable current limit](#) which is adjustable from 300mA to 2.26A to provide protection regardless of output load current.

The TPS274C65CP has an internal regulator to create voltage for internal rails. Additionally, a VDD pin is provided to allow the use of external VDD supply which must be derived from the VS to reduce the power dissipation. The comprehensive fault reporting include a dedicated VS\_FLT pin to indicate the VS undervoltage, and separate fault pin  $\overline{STX}$  to indicate the faults happening in each channel.


The TPS274C65CP is available in a small 6mm × 6mm VQFN package with 0.5mm pin pitch, which minimizes design PCB footprint.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TPS274C65CP	RHA (VQFN, 40)	6.00mm × 6.00mm
TPS274C65CPH		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Schematic



## Table of Contents

<b>1 Features</b> .....	1	8.3 Feature Description.....	12
<b>2 Applications</b> .....	1	8.4 Device Functional Modes.....	24
<b>3 Description</b> .....	1	<b>9 Application and Implementation</b> .....	25
<b>4 Device Comparison Table</b> .....	3	9.1 Application Information.....	25
<b>5 Pin Configuration and Functions</b> .....	4	9.2 Typical Application.....	25
<b>6 Specifications</b> .....	6	9.3 Power Supply Recommendations.....	27
6.1 Absolute Maximum Ratings.....	6	9.4 Layout.....	27
6.2 ESD Ratings.....	6	<b>10 Device and Documentation Support</b> .....	29
6.3 Recommended Operating Conditions.....	6	10.1 Documentation Support.....	29
6.4 Thermal Information.....	7	10.2 Receiving Notification of Documentation Updates..	29
6.5 Electrical Characteristics.....	7	10.3 Support Resources.....	29
6.6 Switching Characteristics.....	9	10.4 Trademarks.....	29
6.7 Typical Characteristics.....	10	10.5 Electrostatic Discharge Caution.....	29
<b>7 Parameter Measurement Information</b> .....	11	10.6 Glossary.....	29
<b>8 Detailed Description</b> .....	12	<b>11 Revision History</b> .....	29
8.1 Overview.....	12	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	30
8.2 Functional Block Diagram.....	12		

## 4 Device Comparison Table

**Table 4-1. Functionality Comparison**

PART NUMBER	INTERFACE	CURRENT SENSE	CURRENT LIMIT SETTINGS ALLOW FOR 2A OPERATION	WETTABLE FLANK VERSION AVAILABLE
TPS274C65CP	GPIO	No current sense	No	Yes
TPS274C65CPH	GPIO	No current sense	Yes	Yes

## 5 Pin Configuration and Functions




Figure 5-1. RHA Package, 40-Pin VQFN (Top View)

Table 5-1. Pinout - Version CP, CPH

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
1	DNC	—	Do not connect.
2	VS_FLT	O	Supply fault output – open drain, pull up with a 4.7K resistor to VDD pin.
3	DIAG_EN	I	Enable diagnostics.
4	VDD	P	Logic supply input <sup>(2)</sup> .
7	EN3	I	Enable Ch3 output.
8	EN2	I	Enable Ch2 output.
9	EN1	I	Enable Ch1 output.
10	EN4	I	Enable Ch4 output.
30	ILIMCFG	I	Current limit configuration pin – set the 3-bit setting of the current limit with a resistor to the GND pin of the IC.
29	REG_EN	I	Internal regulator enable pin, float to enable. Tie to the GND pin of the IC to disable and use an external supply input to VDD.
28	LATCH	I	Configure the device in latch (on fault) mode when the pin is pulled HI. Set the pin LO for auto-retry on fault.
22	ST1	O	CH1 fault status, open drain, pull up with a 4.7K resistor to VDD pin.
23	ST2	O	CH2 fault status, open drain, pull up with a 4.7K resistor to VDD pin.

**Table 5-1. Pinout - Version CP, CPH (continued)**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
24	ST3	O	CH3 fault status, open drain, pull up with a 4.7K resistor to VDD pin.
25	ST4	O	CH4 fault status, open drain, pull up with a 4.7K resistor to VDD pin.
6,26,27,20	DNC	—	Do not connect.
14-17	VS	P	24V switch supply input to the IC.
38,39	OUT1	O	OUT1
32,33	OUT2	O	OUT2
12,13	OUT3	O	OUT3
18,19	OUT4	O	OUT4
34-37	VS	P	24V switch supply input to the IC.
21,5	GND	—	Device ground.
40,31,11,20	DNC	—	Do not connect.
Exposed Pad	GND	I	Connect to the GND pin of the IC.

- (1) I = input, O = output, P = power
- (2) When the device is configured to support an external regulator connected to VDD, the supply input for the external regulator must be derived from the same VS supply of TPS274C65CP, as shown in the Typical Application Schematic.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Continuous supply voltage, $V_{VS}$ to IC_GND		-0.3	40	V
Maximum transient (< 1 ms) voltage at the supply pin (with respect to IC GND), $V_{VS}$ , during ON state		-0.3	60	V
VOUT voltage to IC_GND		-30	$V_{VS} + 0.3$	V
$V_{DS}$ voltage	$V_{DS}$ voltage	-0.7	39	V
Low voltage supply pin voltage, $V_{DD}$	Low voltage supply pin voltage, $V_{DD}$	-0.3	7.0	V
Digital Input pin voltages, $V_{DIG}$		-0.3	7.0	V
Analog pin voltage REG_EN		-0.3	7.0	V
FLT pin voltage, $V_{FLT}$	FLT pin voltage, $V_{FLT}$	-0.3	7.0	V
ST pin voltage, $V_{ST}$	ST pin voltage, $V_{ST}$	-0.3	7.0	V
Reverse ground current, $I_{GND}$	$V_S < 0$ V		-50	mA
Maximum junction temperature, $T_J$			150	°C
Storage temperature, $T_{stg}$		-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

				VALUE	UNIT
$V_{ESD1}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins except VS and VOUTx	±2000	V
$V_{ESD2}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	VS and VOUTx with respect to GND	±4000	V
$V_{ESD3}$	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	All pins	±500	V
$V_{surge}$	Electrostatic discharge	Surge protection with 42 Ω, per IEC 61000-4-5; 1.2/50 μs	VS, OUTx	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{S\_OPMAX}$	Nominal supply voltage	12	36	V
$V_{DD}$	Low voltage supply voltages	3.0	5.5	V
$V_{DIG}$	All digital input pin voltage	-0.3	5.5	V
$V_{ST}$	ST pin voltage	-0.3	5.5	V
$V_{ANA}$	REG_EN pin voltage	-0.3	5.0	V
$T_A$	Operating free-air temperature	-40	125	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1) (2)</sup>		TPS274C65X	UNIT
		RHA (VQFN)	
		40 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	25.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	15.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	7.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [SPRA953](#) application report.

(2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

## 6.5 Electrical Characteristics

V<sub>VS</sub> = 11 V to 36 V, V<sub>VDD</sub> = 3.0 V to 5.5 V, T<sub>J</sub> = –40°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>INPUT VOLTAGE AND CURRENT</b>							
V <sub>DS,Clamp</sub> CHx	V <sub>DS</sub> clamp voltage	FET current = 10 mA, V <sub>S</sub> = 24 V		40	44	50	V
V <sub>DS,Clamp</sub> CHx	V <sub>DS</sub> clamp voltage	FET current = 10 mA, V <sub>S</sub> = 19 V		40	44	50	V
V <sub>DS,Clamp</sub> CHx	V <sub>DS</sub> clamp voltage	FET current = 10 mA, V <sub>S</sub> = 10 V		33	37	41	V
V <sub>S,UVPF</sub>	V <sub>S</sub> undervoltage protection falling	Measured with respect to the GND pin of the device, All channels ON	Output FETs turned off at VS less than this threshold.	8.6	9	9.3	V
V <sub>S,UVPR</sub>	V <sub>S</sub> undervoltage protection recovery rising	Measured with respect to the GND pin of the device, All channels ON	Output FETs turned ON at VS more than this threshold.	9.5	10	10.3	V
V <sub>S,UVPRH</sub>	V <sub>S</sub> undervoltage protection deglitch time	Time from triggering the UVP fault to FET turn-off		15	20	25	μs
V <sub>S,UVWF</sub>	V <sub>S</sub> undervoltage warning falling	Measured with respect to the GND pin of the device,		12	12.5	13.5	V
V <sub>S,UVWR</sub>	V <sub>S</sub> undervoltage warning recovery rising	Measured with respect to the GND pin of the device,		11.2	13.5	15.8	V
V <sub>S,UVLOF</sub>	V <sub>S</sub> undervoltage lockout falling	Measured with respect to the GND pin of the device			3.0		V
V <sub>S,UVLOR</sub>	V <sub>S</sub> undervoltage lockout rising	Measured with respect to the GND pin of the device		2.7	3	3.3	V
V <sub>DD,UVLOF</sub>	V <sub>DD</sub> undervoltage lockout falling	Measured with respect to the GND pin of the device		2.7	2.8	2.9	V
V <sub>DD,UVLOR</sub>	V <sub>DD</sub> undervoltage lockout rising	Measured with respect to the GND pin of the device		2.8	2.88	2.98	V
I <sub>L,NOM</sub>	Continuous load current, per channel	All channels enabled, T <sub>AMB</sub> = 85°C			1.6		A
		Two channels enabled, T <sub>AMB</sub> = 85°C			2.5		A
I <sub>OUT,LEAKX</sub>	Leakage current from OUT to GND in OFF state	V <sub>S</sub> = V <sub>OUT</sub> < 36 V, Switch and all diagnostics disabled, measured into the OUTx pin				40	μA

### 6.5 Electrical Characteristics (continued)

V<sub>VS</sub> = 11 V to 36 V, V<sub>VDD</sub> = 3.0 V to 5.5 V, T<sub>J</sub> = -40°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>OUT(OFF)</sub>	Output leakage current (per channel)	VS ≤ 36 V, V <sub>OUT</sub> = 0 Channel disabled, diagnostics disabled T <sub>J</sub> ≤ 125°C		0	0.8	10	µA
VDD I <sub>Q</sub>	V <sub>DD</sub> quiescent current, all diagnostics disabled, external VDD	V <sub>S</sub> ≤ 36 V, V <sub>DD</sub> = 5.5 V All channels enabled, I <sub>OUTx</sub> = 0 A			1.85	2.1	mA
VS I <sub>Q</sub>	V <sub>S</sub> quiescent current, internal VDD	V <sub>S</sub> ≤ 36 V, All channels enabled, I <sub>OUTx</sub> = 0 A			4.9	5.6	mA
VS I <sub>Q</sub>	V <sub>S</sub> quiescent current, external VDD	V <sub>S</sub> ≤ 36 V, V <sub>DD</sub> = 3.0 V All channels enabled, I <sub>OUTx</sub> = 0 A			2.0	2.45	mA
I <sub>leak_LG</sub>	Leakage current out of the output pins with the GND of IC disconnected, Load ground connected to supply ground	V <sub>S</sub> ≤ 30 V, V <sub>DD</sub> = 5.5 V, R <sub>L</sub> = 24 Ω All channels enabled			0.8	0.9	mA
<b>RON CHARACTERISTICS</b>							
R <sub>ON</sub>	On-resistance (Includes MOSFET and package)	10 V ≤ V <sub>S</sub> ≤ 36 V, I <sub>OUT1</sub> = I <sub>OUT2</sub> = 200 mA	T <sub>J</sub> = 25°C		72		mΩ
			T <sub>J</sub> = 125°C			110	mΩ
	On-resistance when 2 channels are paralleled (Includes MOSFET and package)	10 V ≤ V <sub>S</sub> ≤ 36 V, I <sub>OUT1</sub> = I <sub>OUT2</sub> > 200 mA. V <sub>OUT1</sub> tied to V <sub>OUT2</sub>	T <sub>J</sub> = 25°C		33		mΩ
			T <sub>J</sub> = 125°C			55	mΩ
<b>VDD_REG CHARACTERISTICS</b>							
V <sub>VDD</sub>	VDD Output voltage (Internal regulator enabled)	6 V ≤ V <sub>S</sub> ≤ 36 V, I <sub>VDD</sub> < 20 mA	Includes load and line regulation across the range.	3.1	3.3	3.6	V
LR <sub>VDD</sub>	Load regulation of internal VDD regulator when enabled	6 V ≤ V <sub>S</sub> ≤ 36 V, I <sub>VDD</sub> < 20 mA				0.95	V/A
LR <sub>tran_VDD</sub>	Load transient regulation of internal VDD regulator when enabled	6 V ≤ V <sub>S</sub> ≤ 36 V, I <sub>VDD</sub> < step from 5 mA to 15 mA in 10 µs	1 µF			10	mV
I <sub>CL_VDD</sub>	Current Limit of internal regulator	6 V ≤ V <sub>S</sub> ≤ 36 V		25		50	mA
<b>CURRENT LIMIT CHARACTERISTICS</b>							
I <sub>CLx</sub>	CHx I <sub>CL</sub> current limitation level, H version	Regulated current at short circuit RL < 200 mohms when Enabled. VDD = 3.3 V.	Setting = 2.26 A	2.01	2.26	2.88	A
			Setting = 1.9 A	1.6	1.9	2.3	A
			Setting = 1.52 A	1.28	1.52	1.76	A
			Setting = 1.15 A	0.92	1.15	1.38	A
			Setting = 0.86 A	0.74	0.86	0.98	A
			Setting = 0.67 A	0.57	0.67	0.77	A
			Setting = 0.48 A	0.38	0.48	0.57	A
I <sub>CLx</sub>	CHx I <sub>CL</sub> current limitation level	Regulated current at short circuit RL < 200 mohms when Enabled. VDD = 3.3 V.	Setting = 0.29 A	0.22	0.29	0.39	A
			Setting = 1.9 A	1.6	1.9	2.3	A
			Setting = 1.6 A	1.35	1.6	1.85	A
			Setting = 1.25 A	1	1.25	1.5	A
			Setting = 1 A	0.85	1	1.15	A
			Setting = 0.72 A	0.62	0.72	0.82	A
			Setting = 0.56 A	0.47	0.56	0.63	A
	Setting = 0.4 A	0.32	0.4	0.47	A		
	Setting = 0.25 A	0.19	0.25	0.33	A		

## 6.5 Electrical Characteristics (continued)

 $V_{VS} = 11\text{ V to }36\text{ V}$ ,  $V_{VDD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_J = -40^\circ\text{C to }125^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{CL\_PK1}$	CHx Peak current enabling into permanent short	$T_J = -40^\circ\text{C to }125^\circ\text{C}$ , $V_S = 24\text{V}$	Setting = 1.0A			2.80	A
$I_{CL\_PK2}$	CHx Peak current threshold when short is applied while switch enabled	$T_J = -40^\circ\text{C to }125^\circ\text{C}$ $V_S = 24\text{V}$ , Minimum inductance = 2.2 $\mu\text{H}$	Setting = 1.0A			8	A
<b>FAULT CHARACTERISTICS</b>							
$I_{WB\_OFF}$	Off State Wirebreak or Open-load (OL) detection internal pullup current	Switch disabled, DIAG_EN = HIGH		38	51	64	$\mu\text{A}$
$V_{WB\_OFF\_TH}$	Off state WireBreak (WB) or Open-load (OL) detection voltage	Channel Disabled, off-state wire-break diagnostics enabled		5.6	6	6.5	V
$T_{ABS}$	Thermal shutdown			160	185	210	$^\circ\text{C}$
$T_{HYS}$	Thermal shutdown hysteresis			20	27	35	$^\circ\text{C}$
$V_{ol\_FLT}$	Fault low-output voltage	$I_{FLT} = 2\text{ mA}$ , sink current into the pin				0.4	V
$t_{RETRY}$	Retry time	Time from thermal shutdown until switch re-enable.			0.6		ms
<b>DIGITAL INPUT PIN CHARACTERISTIC</b>							
$V_{IH\_DIG}$	DIG pin Input voltage high-level	$3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$0.7 \times V_{VDD}$			V
$V_{IL\_DIG}$	DIG pin Input voltage low-level	$3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$				$0.3 \times V_{VDD}$	V
$R_{REG\_EN}$	Internal pullup resistance for REG_EN pin				1		$\text{M}\Omega$
$R_{DIGx}$	Internal pulldown resistor			0.7	1	2.0	$\text{M}\Omega$
$I_{IH\_DIG}$	Input current high-level	$V_{DIG} = 5\text{ V}$			5		$\mu\text{A}$
<b>DIGITAL OUTPUT PIN CHARACTERISTICS</b>							
$V_{OL\_ST}$	Output Logic Low Voltage	ST Pin current = $-4\text{ mA}$				0.4	V

## 6.6 Switching Characteristics

 $V_S = 6\text{ V to }36\text{ V}$ ,  $T_J = -40^\circ\text{C to }+125^\circ\text{C}$  (unless otherwise noted)



PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{DR}$	CHx Turnon delay time	$V_S = 24\text{ V}$ , $R_L = 48\ \Omega$ 50% of EN to 10% of VOUT		5	18	25	$\mu\text{s}$
$t_{DF}$	CHx Turnoff delay time	$V_S = 24\text{ V}$ , $R_L = 48\ \Omega$ 50% of EN to 90% of VOUT		16	24	33	$\mu\text{s}$
$SR_{2R}$	VOUTx rising slew rate	$V_S = 24\text{ V}$ , 25% to 75% of $V_{OUT}$ , $R_L = 48\ \Omega$ ,		1	1.6	2.2	$\text{V}/\mu\text{s}$
$SR_{2F}$	VOUTx falling slew rate	$V_S = 24\text{ V}$ , 75% to 25% of $V_{OUT}$ , $R_L = 48\ \Omega$ ,		1	1.4	1.8	$\text{V}/\mu\text{s}$
$f_{max}$	Maximum PWM frequency					1	kHz
$t_{ON}$	CHx Turnon time	$V_S = 24\text{ V}$ , $R_L = 48\ \Omega$ 50% of EN to 90% of VOUT			33	42	$\mu\text{s}$
$t_{OFF}$	CHx Turnoff time	$V_S = 24\text{ V}$ , $R_L = 48\ \Omega$ 50% of EN to 10% of VOUT			46	57	$\mu\text{s}$
$t_{ON} - t_{OFF}$	CHx Turnon and off matching	1ms ON time switch enable pulse $V_{BB} = 24\text{ V}$ , $R_L = 48\ \Omega$		-41	-7	23	$\mu\text{s}$

## 6.6 Switching Characteristics (continued)


 $V_S = 6\text{ V to }36\text{ V}$ ,  $T_J = -40^\circ\text{C to }+125^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{ON} - t_{OFF}$	CHx Turnon and off matching	100- $\mu\text{s}$ OFF time switch enable pulse, $V_S = 24\text{ V}$ , $R_L = 48\ \Omega$ , $F = f_{max}$	-41	-7	23	$\mu\text{s}$
$t_{ON} - t_{OFF}$	CHxTurnon and off matching	100- $\mu\text{s}$ ON time switch enable pulse, $V_S = 24\text{ V}$ , $R_L = 48\ \Omega$ , $F = f_{max}$	-41	-7	23	$\mu\text{s}$
$\Delta_{PWM}$	CHx PWM accuracy - average load current	200- $\mu\text{s}$ enable pulse, $V_S = 24\text{ V}$ , $R_L = 48\ \Omega$ $F = f_{max}$	-20		20	%

## 6.7 Typical Characteristics



## 7 Parameter Measurement Information



**Figure 7-1. Switching Characteristics Definitions**


## 8 Detailed Description

### 8.1 Overview

The TPS274C65CP device is a quad channel 72-mΩ smart high-side switch intended for use for output ports with protection for 24-V industrial systems. The device is designed to drive a variety of resistive, inductive and capacitive loads. The device integrates various protection features including overload protection through current limiting, thermal protection, short-circuit protection, and reverse current protection. For more details on the protection features, refer to the [Feature Description](#) and [Application Information](#) sections of the document.

In addition, the device diagnostics features include VS UVLO reporting, individual channel fault reporting, adjustable current limit and thermal shutdown. The device also integrates open load detection in the OFF state to enable protection against wire breaks, the function can be enabled through the DIAG\_EN pin. The device includes open drain  $\overline{STx}$  pin output for each channel that indicates device fault states such as short to GND, short-to-supply, overtemperature, and the other fault states discussed.


### 8.2 Functional Block Diagram



### 8.3 Feature Description


#### 8.3.1 Pin Diagrams

This section presents the I/O structure of all digital input and output pins.



Logic level input pin

Figure 8-1. Logic Level Input Pin



Shows the structure of the open-drain output pin, nFAULT. The open-drain output requires an external pullup resistor to function properly.

Figure 8-2. Open Drain Output Pin (ST)

### 8.3.2 Programmable Current Limit

The TPS274C65CP integrates an adjustable current limit feature. With external resistor at ILIMCFG pin, the current limit of the device can be adjusted. When the overload or short-circuit situation happens, the device clamps the current at preset current limit level.

A lower current limit lowers fault energy and current during a load failure event such as a short-circuit or a partial load failure. By lowering fault energy and current, the overall system improves through:

- Reduced size and cost in current carrying components such as PCB traces and module connectors
- Less disturbance at the power supply (V<sub>S</sub> pin) during a short circuit event
- Less additional budget for the power supply to account for overload currents in one channel or more
- Improved protection of the downstream load

Table 8-1. ILIMCFG Table for TPS274C65CP

Resistor Value (kΩ) <sup>(1)</sup>	Typical ILIM Threshold (A)
13.3	0.25
17.8	0.4
23.7	0.56
31.6	0.72
44.2	1
59	1.25
78.7	1.6
110	1.9

**Table 8-2. ILIMCFG Table for TPS274C65CPH**

Resistor Value (k $\Omega$ ) <sup>(1)</sup>	Typical ILIM Threshold (A)
13.3	0.29
17.8	0.48
23.7	0.67
31.6	0.86
44.2	1.15
59	1.52
78.7	1.9
110	2.26

(1) The tolerance of the resistance is 1%.

### 8.3.3 Protection Mechanisms

The TPS274C65CP protects the system against load fault events like short circuits, inductive load kickback, overload events and over-temperature events. This section describes the details for protecting against each of these fault cases.


Thermal shutdown will cause the switch to automatically disable. Another scenario is when switch hits current limit, the switch will get overheated and hit thermal shutdown eventually.


The fault indication is reset and the switch turns back on when all of the below conditions are met:

- $t_{\text{RETRY}}$  has expired
- All faults are cleared (thermal shutdown and current limit)
- LATCH pin is low

#### 8.3.3.1 Over-current Protection

When  $I_{\text{OUT}}$  reaches the current limit threshold,  $I_{\text{CL}}$ , the device registers an overcurrent fault and begins regulating the current at the set limit. When either switch is in the FAULT state, it is indicated on the corresponding  $\overline{\text{STx}}$  pin. This protects the system against overload cases where the load attempts to draw more than the maximum rated current, so the TPS274C65 can recognize and limit current or shut off these cases. In the case of a slow overload with the device channel enabled for a while, the current limit levels are as shown in [Figure 8-3](#).

**Figure 8-3. Overload Response**




**Figure 8-4. Overcurrent Behavior**

For more details on the current limiting functionality, please see [Programmable Current Limit](#).

### 8.3.3.2 Short-Circuit Protection

The TPS274C65CP provides output short-circuit protection to ensure that the device prevents current flow in the event of a low impedance path to GND, removing the risk of damage or significant supply droop. The TPS274C65CP is guaranteed to protect against short-circuit events regardless of the state of the ILIM pins.

[Figure 8-5](#) shows the behavior of the TPS274C65CP when the device is enabled into a short circuit.




**Figure 8-5. Enable into Short-Circuit Behavior**

Due to the low impedance path, the output current rapidly increases until it hits the current limit threshold. Due to series inductance and deglitch, the measured maximum current can temporarily exceed the  $I_{CL}$  value defined as  $I_{CL\_ENPS}$ , however, it settles to the current limit.


In this state, high power is dissipated in the FET, so eventually the internal thermal protection temperature for the FET is reached and the device safely shuts down. If the device is not configured in latch mode, the device waits  $t_{RETRY}$  amount of time and turns the channel back on.

Figure 8-6 shows the behavior of the TPS274C65CP when a short-circuit occurs when the device is in the on-state and already outputting current. When the internal pass FET is fully enabled, the current clamping settling time is slower so to ensure overshoot is limit, the device implements a fast trip level at a level  $I_{OVCR}$ . When this fast trip threshold is hit, the device immediately shuts off for a short period of time before quickly re-enabling and clamping the current to  $I_{CL\_Reg}$  level after a brief transient overshoot to the  $I_{CL\_ENPS}$  level. The device then keeps the current clamped at the regulation current limit until the thermal shutdown temperature is hit and the device safely shuts off.



**Figure 8-6. On-State Short-Circuit Behavior**

Soft Short- Circuit Behavior shows the behavior of the TPS274C65CP when there is a small change in impedance that sends the load current above the  $I_{CL}$  threshold. The current rises to  $I_{CL\_LINPK}$  since the FET is still in the linear mode. Then the current limit kicks in and the current drops to the  $I_{CL}$  value.



**Figure 8-7. Soft Short-Circuit Behavior**


In all of these cases, the internal thermal shutdown is safe to hit repetitively. There is no device risk or lifetime reliability concerns from repeatedly hitting this thermal shutdown level.

#### 8.3.3.2.1 $V_S$ During Short-to-Ground

When  $V_{OUT}$  is shorted to ground, the module power supply ( $V_S$ ) can see a transient decrease. This decrease is caused by the sudden increase in current flowing through the cable inductance. For ideal system behavior, TI recommends that the module supply capacitance be increased by adding bulk capacitance on the power supply node.


#### 8.3.3.3 Thermal Shutdown Behavior

Figure 8-8 shows the thermal shutdown behavior when LATCH pin is high. As shown, the switch clamps the current until it hits thermal shutdown, and then the device will remain latched off until the EN or LATCH pin toggles. Although the device is configured in latched condition, there is an internal  $t_{RETRY}$  period. ST pin will remain low and output will remain OFF even when EN or LATCH toggled within the  $t_{RETRY}$  period.



**Figure 8-8. Thermal Shutdown – Latched Behavior**

Figure 8-9 shows the behavior with LATCH pin low (auto-retry mode). hence, the switch will retry after the fault is cleared and  $t_{RETRY}$  has expired.



**Figure 8-9. Thermal Shutdown - Auto-retry Behavior**

### 8.3.3.4 Inductive-Load Switching-Off Clamp

When an inductive load is switching off, the output voltage is pulled down to negative, due to the inductance characteristics. The power FET may break down if the voltage is not clamped during the current-decay period. To protect the power FET in this situation, internally clamp the drain-to-source voltage, namely  $V_{DS,clamp}$ , the clamp diode between the drain and gate.

$$V_{DS,clamp} = V_S - V_{OUT} \quad (1)$$

During the current-decay period ( $T_{DECAY}$ ), the power FET is turned on for inductance-energy dissipation. Both the energy of the power supply ( $E_S$ ) and the load ( $E_{LOAD}$ ) are dissipated on the high-side power switch itself, which is called  $E_{HSD}$ . If resistance is in series with inductance, some of the load energy is dissipated in the resistance.

$$E_{HSD} = E_S + E_{LOAD} = E_S + E_L - E_R \quad (2)$$

From the high-side power switch's view,  $E_{HSD}$  equals the integration value during the current-decay period.

$$E_{HSD} = \int_0^{T_{DECAY}} V_{DS,clamp} \times I_{OUT}(t) dt \quad (3)$$

$$T_{\text{DECAY}} = \frac{L}{R} \times \ln\left(\frac{R \times I_{\text{OUT(MAX)}} + |V_{\text{OUT}}|}{|V_{\text{OUT}}|}\right) \tag{4}$$

$$E_{\text{HSD}} = L \times \frac{V_{\text{BAT}} + |V_{\text{OUT}}|}{R^2} \times \left[ R \times I_{\text{OUT(MAX)}} - |V_{\text{OUT}}| \ln\left(\frac{R \times I_{\text{OUT(MAX)}} + |V_{\text{OUT}}|}{|V_{\text{OUT}}|}\right) \right] \tag{5}$$

When R approximately equals 0, E<sub>HSD</sub> can be given simply as:

$$E_{\text{HSD}} = \frac{1}{2} \times L \times I_{\text{OUT(MAX)}}^2 \frac{V_{\text{BAT}} + |V_{\text{OUT}}|}{R^2} \tag{6}$$




Figure 8-10. Driving Inductive Load




Figure 8-11. Inductive-Load Switching-Off Diagram

As discussed previously, when switching off, supply energy and load energy are dissipated on the high-side power switch, which leads to the large thermal variation. For each high-side power switch, the upper limit of the maximum safe power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition.

### 8.3.3.5 Inductive Load Demagnetization

When switching off an inductive load, the inductor can impose a negative voltage on the output of the switch. The TPS274C65 includes voltage clamps between VS and VOUT to limit the voltage across the FETs and demagnetize load inductance if there is any. The negative voltage applied at the OUT pin drives the discharge of inductor current. Figure 8-12 shows the device discharging a load of 100 mH paralleled with 48 Ω, resulting 500mA at the turn-off.




Figure 8-12. TPS274C65 Inductive Discharge (100 mH + 48 Ω)

The maximum acceptable load inductance is a function of the energy dissipated in the device and therefore the load current and the inductive load. The maximum energy and the load inductance the device can withstand for one pulse inductive dissipation at 125°C is shown in Figure 8-13. The device can withstand 40% of this energy for one million inductive repetitive pulses with a 2-Hz repetitive pulse. If the application parameters exceed this device limit, use a protection device like a freewheeling diode to dissipate the energy stored in the inductor.




Figure 8-13. Maximum Energy Dissipation ( $E_{AS}$ ) Allowed  $T_{J, START} = 125^{\circ}\text{C}$  - Single Pulse, One Channel

### 8.3.3.6 Thermal Shutdown

The TPS274C65CP includes a temperature sensor on the power FET and also within the controller portion of the device. There are two cases that the device registers a thermal shutdown fault:

- $T_{J,FET} > T_{ABS}$
- $(T_{J,FET} - T_{J,controller}) > T_{REL}$

The first condition enables the device to register a long-term overtemperature event (caused by ambient temperature or too high DC current flow), while the second condition allows the device to quickly register transient heating that is caused in events like short-circuits.

After the fault is detected, the switch turns off. If  $T_{J,FET}$  passes  $T_{ABS}$ , the fault is cleared when the switch temperature decreases by the hysteresis value,  $T_{HYS}$ . If instead the  $T_{REL}$  threshold is exceeded, the fault is cleared after  $T_{RETRY}$  passes.

Each channel shuts down independently in case of a thermal event, as each has its own temperature sensor and fault reporting.

### 8.3.3.7 Undervoltage Protection on VS (UVP)

The device monitors the supply voltage  $V_S$  to prevent unpredictable behaviors in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{S\_UVPF}$ , the switches shut off. If the voltage is still above the  $V_{S\_UVLOR}$ , the  $\overline{VS\_FLT}$  pin is pulled low to signal the supply fault if the supply. When the supply rises up to  $V_{S\_UVPR}$ , the device turns back on and  $\overline{VS\_FLT}$  is cleared.

Fault is not indicated on the  $\overline{STX}$  pin during an UVLO event. During an initial ramp of  $V_{VS}$  from 0 V at a ramp rate slower than 1 V/ms,  $V_{ENx}$  pins must be held low until  $V_S$  is above the UVP threshold. For best operation, ensure that  $V_S$  has risen above UVP before setting the  $V_{ENx}$  pins to high.

### 8.3.3.8 Undervoltage Lockout on Low Voltage Supply (VDD\_UVLO)

The device monitors the input supply voltage  $V_{VDD}$  (in versions A/C) to prevent unpredictable behavior in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{VDD\_UVLOF}$ , the device channel outputs are disabled. The device resumes normal operation when VDD rises above the  $V_{VDD\_UVLOR}$  threshold.




Figure 8-14. VDD UVLO

### 8.3.3.9 Power-Up and Power-Down Behavior

Device is in OFF or POR state when the device is not powered.  $\overline{STx}$  and VOUTx are in the high-Z state.

After the  $V_S > V_{S\_UVPR}$  and  $V_{DD} > V_{DD\_UVLOR}$ , the device is ready for full operation.

In case the VDD power supply is enabled first and the VDD voltage exceed  $V_{DD\_UVLOR}$  before the VS supply is up and VS voltage exceeds  $V_{S\_UVPR}$ , the outputs remain disabled.

### 8.3.4 Diagnostic Mechanisms

As systems demand more intelligence, having robust diagnostics measuring the conditions of output power is increasingly important. The TPS274C65 integrates many diagnostic features that enable modules to provide predictive maintenance and intelligence power monitoring to the system.

#### 8.3.4.1 Fault Indication

The following faults are a register a fault that show on the  $\overline{ST}$  pin:

- FET thermal shutdown
- Active current regulation
- Open load detection in OFF state
- $V_{OUT}$  short to battery during OFF state

Condition	VS	VDD	ENx	OUTx	DIAG_EN	LATCH	VS_FAULT	STx	FAULT Recovery
VS Undervoltage	$< V_{S\_UVLP}$	$> V_{DD,UVLO}$	X	X	X	X	L	H	-
Normal	$> V_{S\_UVLP}$	$> V_{DD,UVLO}$	L	L	X	X	H	H	-
	$> V_{S\_UVLP}$	$> V_{DD,UVLO}$	H	H	X	X	H	H	-
OFF-state Short to Supply, OFF-state open load	$> V_{S\_UVLP}$	$> V_{DD,UVLO}$	L	H	H	X	H	L	-
Short to GND, Overload, TSD	$> V_{S\_UVLP}$	$> V_{DD,UVLO}$	H	L	X	L	H	L	Auto-retry
	$> V_{S\_UVLP}$	$> V_{DD,UVLO}$	H	L	X	H	H	L	Latch-off. Fault recovers when ENx toggles.

### 8.3.4.2 Short-to-Battery and Open-Load Detection

The TPS274C65CP is capable of detecting short-to-battery and open-load events when the switch is in the OFF state if the DIAG\_EN is high. The fault will be report to STx pin. The feature can be turned off by pulling the DIAG\_EN pin low. The detection threshold will be when  $V_{OUT} > V_{WB\_OFF\_TH}$ .




Figure 8-15. Open-Load Detection Circuit

## 8.4 Device Functional Modes

During typical operation, the TPS274C65CP can operate in a number of states that are described below.

### 8.4.1 Off

OFF state occurs when the device is not powered.

### 8.4.2 Active

In ACTIVE state, the switch is enabled with ENx high. The diagnostic functions can be either on or off during ACTIVE state.

## 9 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The following sections give examples of typical implementation and design examples.

### 9.2 Typical Application

Figure 9-1 shows the schematic of a typical application of the TPS274C65. The schematic includes all standard external components. This section of the data sheet discusses the considerations in implementing commonly required application functionality.




Figure 9-1. Typical Application Circuit

## 9.2.1 Design Requirements

**Table 9-1. Recommended External Components**

COMPONENT	TYPICAL VALUE	PURPOSE
$R_{\text{PROT}}$	5-10 k $\Omega$	Protect microcontroller and device I/O pins
$R_{\text{ST}}$	4.7 k $\Omega$	Open-drain pull-up resistor
$R_{\text{LIMx}}$	13.3 k $\Omega$ to 110 k $\Omega$	Discrete value outlined in <a href="#">Table 8-1</a>
$C_{\text{Vin1}}$	100 nF to System GND	Stabilize the input supply and filter out low frequency noise
$C_{\text{Vin2}}$	4.7 nF to IC GND	Filtering of voltage transients (for example, ESD, IEC 61000-4-5) and improved emissions
$C_{\text{VDD}}$	2.2 $\mu$ F to Module GND	Stabilize the input supply and limit supply excursions.
$C_{\text{OUT}}$	22 nF	Filtering of voltage transients (for example, ESD, RF transients)
$Z_{\text{TVS}}$	36-V TVS	Clamp surge voltages at the supply input
$D_{\text{GND}}$	Diode with < 0.7-V forward voltage drop	Optional for reverse polarity protection - if needed
$R_{\text{GND}}$	4.7 k $\Omega$	Stabilize IC GND in the event of negative output swings when GND network is used

## 9.2.2 Detailed Design Procedure

In an example application with maximum load current of 500 mA, the current limit must be set to an acceptable level. With the current limit variation and tolerance allowed for this specific application, the current limit setting of 1 A is chosen. Referring back to the [Table 8-1](#), 44.2-k $\Omega$  resistor with 1% tolerance needs to be placed at the ILIMCFG pin.

Depending on the tolerance on the maximum current for the application, the current limit resistor can be chosen to leave the overhead needed before the current limit engages.

### 9.2.2.1 IEC 61000-4-5 Surge

The TPS274C65 is designed to survive against IEC 61000-4-5 surge using external TVS clamps. The device is rated to 48 V ensuring that external TVS diodes can clamp below the rated maximum voltage of the TPS274C65. Above 48 V, the device includes  $V_{\text{DS}}$  clamps to help shunt current and ensure that the device survives the transient pulses. Depending on the class of the output, TI recommends that the system has a SMBJ36A or SMCJ36A between VS and module GND.

### 9.2.2.2 Loss of GND

The ground connection can be lost either on the device level or on the module level. If the ground connection is lost, both the channel outputs are disabled irrespective of the EN input level. If the switch was already disabled when the ground connection was lost, the outputs remain disabled even when the channels are enabled. The steady state current from the output to the load that remains connected to the system ground is below the level specified in the [Specifications](#) section of this document. When the ground is reconnected, normal operation resumes.

### 9.2.2.3 Paralleling Channels



If an application requires lower power dissipation than is possible with a 65-m $\Omega$  switch. Since the retry timer for each channel is not synchronized in TPS274C65CP, TI recommends to have the current limit for a single channel set higher than the total current for the paralleled channel. For example, if two of the channel are paralleled to drive 2A total current through the two channels, then the individual channel current limit needs to be set higher than 2A.

If the current limit cannot be set higher, a manual toggle of ENx (enable signals for the channels being paralleled) is needed after a thermal fault event happened.

### 9.2.3 Application Curves

Figure 9-2 shows a test example of switching the load with 250 kHz PWM signal. Test conditions:  $V_S = 12\text{ V}$ , Duty Cycle = 5%,  $T_{AMB} = 25\text{ }^\circ\text{C}$ . Channel 1 is  $V_{OUT}$  voltage. Channel 2 is EN pin voltage. Channel 3 is  $V_S$  voltage. Channel 4 is  $V_S$  current.

Figure 9-3 shows a test example of enabling a switch while there is a short at the output. Test conditions:  $V_S = 24\text{ V}$ ,  $T_{AMB} = 25\text{ }^\circ\text{C}$ . Channel 1 is  $V_{OUT}$  voltage. Channel 2 is  $\overline{\text{FAULT}}$  pin voltage. Channel 3 is  $V_S$  voltage. Channel 4 is  $V_S$  current.



## 9.3 Power Supply Recommendations

**Table 9-2. Operating Voltage Range**

$V_S$ Voltage Range	Note
12 V to 36 V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected up to 125°C.
36 V to 39 V	Functional operation per data sheet (switch can turn off), but can not meet parametric specifications.

## 9.4 Layout

### 9.4.1 Layout Guidelines

To prevent thermal shutdown,  $T_J$  must be less than  $T_{ABS}$ . If the output current is very high, the power dissipation can be large. The VQFN package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

1. Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heat-flow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when there are not any heat sinks attached to the PCB on the other side of the board opposite the package.
2. Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board
3. Plate shut or plug and cap all thermal vias on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage must be at least 85%.

### 9.4.2 Layout Example




Figure 9-4. TPS274C65CP Layout Example

## 10 Device and Documentation Support

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

Texas Instruments, [Adjustable Current Limit of Smart Power Switches application report](#)

Texas Instruments, [How to Drive Resistive, Inductive, Capacitive, and Lighting Loads application report](#)

Texas Instruments, [Improved Automotive Short Circuit Reliability Through Adjustable Current Limiting application note](#)

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision * (October 2023) to Revision A (February 2024)</b>	<b>Page</b>
• Updated <i>Device Comparison Table</i> to include the H version.....	3
• Updated <i>Electrical Characteristics</i> table to include the current limit for H version devices.....	6
• Added plots for thermal shutdown latched and auto-retry behavior in <i>Thermal Shutdown Behavior</i> section...	17

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS274C65CPHRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS274C6 5CPHRHA	<a href="#">Samples</a>
TPS274C65CPHWRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS274C6 5CPHWRHA	<a href="#">Samples</a>
TPS274C65CPRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS274C 65CPRHA	<a href="#">Samples</a>
TPS274C65CPWRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS274C 65CPWRHA	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS274C65CPHRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS274C65CPHWRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS274C65CPRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS274C65CPWRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS274C65CPHRHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
TPS274C65CPHWRHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
TPS274C65CPRHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
TPS274C65CPWRHAR	VQFN	RHA	40	2500	367.0	367.0	35.0

## GENERIC PACKAGE VIEW


**RHA 40**

**VQFN - 1 mm max height**

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225870/A




# EXAMPLE BOARD LAYOUT


RHA0040B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:12X



SOLDER MASK DETAILS

4219052/A 06/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

RHA0040B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 41:  
72% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:12X

4219052/A 06/2016

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated