

TPS3123 Ultra-Low Voltage Processor Supervisory Circuits

1 Features

- Minimum supply voltage of 0.9V
- Supply voltage supervision range:
 - 1.2V, 1.5V, 1.8V (TPS312x)
 - 3V (TPS3125 devices only)
 - Other versions on request
- Power-on reset generator with fixed delay time of
- Manual reset input (TPS3123/5/6/8)
- Watchdog timer retriggers the RESET output at $V_{DD} \ge V_{IT}$
- Supply current of 14µA (typical)
- Small SOT23-5 package
- Temperature range of -40°C to +85°C
- Reset output available in Push-Pull (Active-Low and High) and Open-Drain (Active-Low)

2 Applications

- Portable / battery-powered equipment
- Wireless communication systems
- Industrial automation
- Servers
- **Building automation**

3 Description

The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processorbased systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (V_{IT-}). The threshold voltage is programmed into the device to minimize external components. Builtin hysteresis prevents false triggering. The RESET output is not valid for supply voltage (V_{DD}) under 0.9V. The TPS312x family includes devices with active high output for use as disable during malfunction and active-low outputs for most systems where high output indicates properly functioning system.


The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.

In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.

All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of -40°C to +85°C.

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
TPS3123	SOT-23 (5)	2.90mm × 1.60mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Low-Voltage DSP Application



Table of Contents

1 Features	1	7 Detailed Description	12
2 Applications	1	7.1 Overview	12
3 Description	1	7.2 Functional Block Diagram	12
4 Device Comparison		7.3 Feature Description	12
5 Pin Configuration and Functions	4	7.4 Device Functional Modes	13
6 Specifications		8 Device and Documentation Support	14
6.1 Absolute Maximum Ratings		8.1 Device and Documentation Support	14
6.2 ESD Ratings		8.2 Receiving Notification of Documentation Updates.	14
6.3 Recommended Operating Conditions		8.3 Support Resources	
6.4 Thermal Information	6	8.4 Trademarks	14
6.5 Electrical Characteristics	6	8.5 Electrostatic Discharge Caution	14
6.6 Timing Requirements	7	8.6 Glossary	
6.7 Switching Characteristics		9 Revision History	
6.8 Timing Diagrams	8	10 Mechanical, Packaging, and Orderable	
6.9 Typical Characteristics	9	Information	15
• •			



4 Device Comparison

Figure 4-1 shows the device naming nomenclature to compare the different device variants. See Section 8.1 for ordering information on various variants of TPS3123/3124/3125/3126/ and TPS3128.




Figure 4-1. Device Naming Nomenclature

Table 4-1. Reset Output Topologies

DEVICES	OPEN DRAIN	PUSH-PULL
TPS3123		X
TPS3124		X
TPS3125		X
TPS3126	X	
TPS3128	X	

5 Pin Configuration and Functions



Figure 5-1. TPS3123 / TPS3128: DBV PACKAGE 5-Pin SOT-23 **Top View**

Figure 5-2. TPS3124: DBV PACKAGE 5-Pin SOT-23 **Top View**




Figure 5-3. TPS3125 / TPS3126: DBV PACKAGE 5-Pin SOT-23 **Top View**

Table 5-1. Pin Functions

	PII	N			
PIN NUMBER	TPS3123 TPS3128	TPS3124	TPS3125 TPS3126	I/O	DESCRIPTION
1	RESET	RESET	RESET	0	Active-Low Output Reset Signal: This pin is driven to a logic low when VDD voltage falls below the negative voltage threshold (V_{IT}). \overline{RESET} remains low (asserted) for the delay time period (t_D) after VDD voltage rises above $V_{IT+} = V_{IT-} + V_{HYS}$.
2	GND	GND	GND	-	GROUND
3	MR	-	-	I	Manual Reset: Pull this pin to a logic low to assert a reset signal in the RESET output pin. After MR pin is left floating or pulls to logic high, the RESET output deasserts to the nominal state after the reset delay time (t _D) expires.
3	-	RESET	RESET	0	Active-High Output Reset Signal: This pin is driven to a logic high when VDD voltage falls below the negative voltage threshold (V_{IT}). RESET remains high (asserted) for the delay time period (t_D) after VDD voltage rises above $V_{IT+} = V_{IT-} + V_{HYS}$.
4	WDI	WDI	MR	I	Watchdog Timer Input: If WDI remains high or low longer than the timeout period, then reset is triggered. The timer clears when reset is asserted or when WDI sees a rising edge or a falling edge.
5	VDD	VDD	VDD	I	Input Supply Voltage: Supply voltage pin. Good analog design practice is to place a 0.1µF ceramic capacitor close to this pin.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage	Manual reset, MR	-0.3	V _{DD} + 0.6	V
Voltage	RESET	-0.3	V _{DD} + 0.6	V
Voltage	Open drain RESET output	-0.3	V _{DD} + 0.3	V
Voltage	Supply voltgae	-0.3	3.6	V
Voltage	Watchdog input, WDI	-0.3	V _{DD} + 0.6	V
Current	Maximum low output current, I _{OL}		5	mA
Current	Maximum high output current, I _{OL}		-5	mA
Current	Input clamp current ($V_I < 0$ or $V_I > V_{DD}$), I_{IK}	-10	10	mA
Current	Output clamp current ($V_O < 0$ or $V_O > V_{DD}$), I_{OK}	-10	10	mA
Temperature	Operating free-air temperature, T _A	-40	85	°C
Temperature	Storage temperature range, T _{stg}	-65	150	°C
Temperature	Soldering temperature		260	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\ <u>\</u>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V _{DD}	Supply voltage	T _A = 0°C to 85°C	0.9	3.3	V
V DD	Supply voltage	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	v		
	Manual reset voltage		0	V _{DD} + 0.3	V
V _{WD1}	Watchdog input voltage		0	V _{DD} + 0.3	V
V _{IH}	High level input voltage		0.7 × V _{DD}		V
V _{IL}	Low level input voltage			0.3 × V _{DD}	V
Δt/ΔV	Input transition rise and fall rate at WDI			1	μs/V
T _A	Operating free-air temperature range		-40	85	°C



6.4 Thermal Information

		TPS312x					
	THERMAL METRIC ⁽¹⁾						
		5 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	185					
R ₀ JC(top)	Junction-to-case (top) thermal resistance	83.3					
$R_{\theta JB}$	Junction-to-board thermal resistance	52.4					
ΨЈТ	Junction-to-top characterization parameter	20.4					
ΨЈВ	Junction-to-board characterization parameter	52.0					
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A					

⁽¹⁾ For more information about traditional and new thermal metrics, see the SPRA953 application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (inless otherwise noted).

	MR pullup resistor (Inter	rnal)		TEST CONDITIONS					
				TEST SONDITIONS		90		kΩ	
I I'	High-level input	WDI	$WDI = V_{DD} = 3.3V$		-1		1	μΑ	
I ^{IH}	current	MR	$\overline{MR} = 0.7 \times V_{DD}, V_{DD}$	= 3.3V	7		19	μΑ	
	Low-level input current	WDI	WDI = 0V, V _{DD} = 3.3V	/	-1		1	μΑ	
I _{IL} 1	Low-level input current	MR	\overline{MR} = 0V, V_{DD} = 3.3V		24		61	μΑ	
I _{OH}	High-level output current (leakage into RESET pin)	TPS3126-xx TPS3128-xx	V _{DD} = V _{OH} = 3.3V				200	nA	
		RESET	$V_{DD} = 1.5V, I_{OH} = -1n$	mA					
	High-level output voltage	NESET	$V_{DD} = 3.3V$, $I_{OH} = -4.9$	5mA	0.8 × V _{DD}			V	
VOH	(TPS3123/4/5 only)	RESET	$V_{DD} = 0.9V, I_{OH} = -8\mu$	ıA	0.0 ^ V _{DD}			V	
		NESET	$V_{DD} = 1.5V, I_{OH} = -1n$	mA					
		RESET	$V_{DD} = 0.9V, I_{OL} = 15\mu$	Α					
V _{OL}	Low-level output voltage	INLOCI	V _{DD} = 1.5V, I _{OL} = 1.4mA				0.2 × V _{DD}	V	
VOL ,		RESET	V _{DD} = 1.5V, I _{OL} = 1.4mA					V	
			$V_{DD} = 3.3V, I_{OL} = 3mA$	4			0.4		
		TPS312xJ12			1.04	1.08 1	1.12		
		TPS312xG15			1.35	1.40	1.45		
		TPS312xJ18			1.56	1.62	1.68		
	Negative-going input threshold voltage (1)	TPS312xL30	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$		2.57	2.64	2.71	V	
		TPS312xE12			1.10	1.14	1.18		
		TPS312xE15			1.38	1.43	1.48		
		TPS312xE18			1.65	1.71	1.77		
			1V < V _{IT} < 1.4V			15			
V _{HYS}	Hysteresis at V _{DD} input		1.4V < V _{IT} < 2V			20		mV	
			2V < V _{IT} < 3V			30			
		TPS3123-xx	WDI = V _{DD} ,	$V_{DD} = 0.9V$		14			
I _{DD}	Supply current	TPS3124-xx TPS3128-xx	MR unconnected	V _{DD} = 3.3V		22	30	μA	
	11,7	TPS3125-xx $V_{DD} = 0.9V$		V _{DD} = 0.9V		14		E	
		TPS3126-xx ⁽²⁾	wit disconnected	V _{DD} = 3.3V		18	25		
C _i	Input capacitance at MF	R, WDI	V _I = 0V to 3.3V			5		pF	

⁽¹⁾ To make sure best stability of the threshold voltage, place a bypass capacitor (ceramic, 0.1µF) near the supply terminal.

⁽²⁾ The supply current during delay time td is typical 5µA higher.



6.6 Timing Requirements

at $R_L = 1M\Omega$, $C_L = 50pF$, $T_A = +25^{\circ}C$

	Pulse width At MR		TEST CONDITIONS	MIN	NOM	MAX	UNIT
		At V _{DD}	$V_{IH} = V_{IT-} + 0.2V, V_{IL} = V_{IT-} - 0.2V$	6			
t _W	Pulse width	At MR	V >V +0.2V V =0.2 ×V V =0.7 ×V	1			μs
		At WDI	$V_{DD} \ge V_{IT-} + 0.2V, V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$	0.1			

6.7 Switching Characteristics

at R_L = 1M Ω , C_L = 50pF, T_A = +25°C

			TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{tout}	Watchdog time out		V _{DD} ≥ V _{IT} + 0.2V, See timing diagram	0.8	1.4	2.1	S
t _d	Delay time		V _{DD} ≥ V _{IT} + 0.2V, See timing diagram	100	180	260	ms
t _{PHL}	Propagation delay time, high-to-low output	MR to RESET delay (TPS3123/5/6/8)	V - N - 100 N / W - 100 N - N - 100			0.1	μs
t _{PLH}	Propagation delay time, low-to-high output	MR to RESET delay (TPS3125/6)	$V_{DD} \ge V_{IT-} + 0.2V$, VIL = $V_{DD} \times 0.2$, $V_{IH} = V_{DD} \times 0.8$			0.1	μs
t _{PHL}	Propagation delay time, high-to-low output	V _{DD} to RESET delay	V = V			17	μs
t _{PLH}	Propagation delay time, low-to-high output	V _{DD} to RESET delay (TPS3124/5/6)	$V_{IL} = V_{IT-} - 0.2V, V_{IH} = V_{IT-} + 0.2V$			17	μs

6.8 Timing Diagrams




Figure 6-1. Timing Diagram TPS3123/5/6/8




Figure 6-2. Timing Diagram TPS3123/4/8

Note

A=Min VDD, B=VDD threshold, C,F,J=Watch Dog timeout, D,E,H=Watch Dog retriggered, G=Manual Reset



6.9 Typical Characteristics




Figure 6-3. SUPPLY CURRENT vs SUPPLY VOLTAGE




Figure 6-5. LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT




Figure 6-4. LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT





Figure 6-6. LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT

6.9 Typical Characteristics (continued)





6.9 Typical Characteristics (continued)




Figure 6-13. MINIMUM PULSE DURATION vs THRESHOLD OVERDRIVE


7 Detailed Description

7.1 Overview

The TPS312x family of supervisors provide circuit initialization and timing supervision. Optional configurations include devices with active-high and active-low output signals (TPS3124/3125/3126), devices with a watchdog timer (TPS3123/3124/3128), and devices with manual reset ($\overline{\text{MR}}$) pins (TPS3123/3125/3126/3128). $\overline{\text{RESET}}$ output is valid when the supply voltage, V_{DD} , is above 0.9V. For devices with active-low output logic, the device monitors V_{DD} and keeps $\overline{\text{RESET}}$ low as long as V_{DD} remains below the negative threshold voltage, V_{IT-} . For devices with active-high output logic, RESET remains high as long as V_{DD} remains below V_{IT-} . An internal timer delays the return of the output to the inactive state (high) to make sure proper system reset. The delay time, t_{d} , starts after V_{DD} rises above the positive threshold voltage (V_{IT-} + V_{HYS}). When the supply voltage drops below V_{IT-} , the output becomes active (low) again. All the devices of this family have a fixed-sense threshold voltage, V_{IT-} , set by an internal voltage divider, so no external components are required.

The TPS312x family is designed to monitor supply voltage. For devices with the manual reset functionality, a low level at $\overline{\text{MR}}$ causes $\overline{\text{RESET}}$ to become active. For devices with the watch dog timer functionality, when the supervising system fails to retrigger the watchdog circuit within the time-out interval $t_{\text{tout}} = 0.8s$, $\overline{\text{RESET}}$ output becomes active for the time period (t_{d}). This event also reinitializes the watchdog timer. The devices are available in a 5-pin SOT-23 package and are characterized for operation over a temperature range of -40°C to 85°C .

7.2 Functional Block Diagram



NOTES:

- (1) TPS3123/5/6/8
- (2) TPS3123/4/8
- (3) TPS3124/5/6

Figure 7-1. FUNCTIONAL BLOCK DIAGRAM

7.3 Feature Description

7.3.1 Manual Reset (MR)

The $\overline{\text{MR}}$ input allows an external logic signal from processors, logic circuits, and/or discrete sensors to force a reset signal regardless of V_{DD} with respect to V_{IT-} or the state of the watchdog timer. A low level at $\overline{\text{MR}}$ causes the reset signals to become active.



7.3.2 Active-High or Active-Low Output

All TPS312x devices have an active-low logic output (RESET), while the TPS3124/3125/3126 devices also include an active-high logic output (RESET).

7.3.3 Push-Pull or Open-Drain Output

All TPS312x devices, except for TPS3126/3128, have push-pull outputs. TPS3126/3128 devices have an open-drain output.

7.3.4 Watchdog Timer (WDI)

The TPS3123, TPS3124, and TPS3128 devices have a watchdog timer that must be periodically triggered by either a positive or negative transition at WDI to avoid a reset signal being issued. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, t_{tout} , \overline{RESET} becomes active for the time period t_d . This event also reinitializes the watchdog timer.

7.4 Device Functional Modes

Table 7-1 lists the functional modes of the TPS312x devices.

Table 7-1. Device Functional Modes Table

	TPS3123/8 TPS3124			TPS3125/6					
MR	VDD > V _{IT-}	RESET	VDD > V _{IT-}	RESET	RESET	MR	VDD > V _{IT-}	RESET	RESET
L	0	L	0	L	Н	L	0	L	Н
L	1	L	1	Н	L	L	1	L	н
Н	0	L				Н	0	L	н
Н	1	Н				Н	1	Н	L



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Device and Documentation Support

Table 8-1. Ordering Information Application Specific Versions (1)

DEVICE NAME	NOMINAL SUPPLY VOLTAGE, V _{NOM}	DEVICE NAME	TYPICAL RESET THRESHOLD VOLTAGE-V _{IT}
TPS312xx12DBV	1.2V	TPS312xAxxDBV	V _{NOM} – 1%
TPS312xx15DBV	1.5V	TPS312xBxxDBV	V _{NOM} – 2%
TPS312xx18DBV	1.8V	TPS312xCxxDBV	V _{NOM} – 3%
TPS312xx30DBV	3.0V	TPS312xDxxDBV	V _{NOM} -4%
		TPS312xExxDBV	V _{NOM} –5%
		TPS312xFxxDBV	V _{NOM} - 6%
		TPS312xGxxDBV	V _{NOM} – 7%
		TPS312xHxxDBV	V _{NOM} –8%
		TPS312xIxxDBV	V _{NOM} - 9%
		TPS312xJxxDBV	V _{NOM} –10%
		TPS312xKxxDBV	V _{NOM} –11%
		TPS312xLxxDBV	V _{NOM} – 12%
		TPS312xMxxDBV	V _{NOM} –13%
		TPS312xNxxDBV	V _{NOM} –14%
		TPS312xOxxDBV	V _{NOM} –15%

^{1.} For the application-specific versions contact Texas Instruments for availability, lead time, and minimum order quantities.

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (June 2024) to Revision H (March 2025)	Page
Rearrange table to meet latest data sheet guidelines	
Update VDD Min value to 0.9V	
Remove 'Dissipation Rating Table' and replace with 'Thermal Information'	
Remove Table 8-2.	
Changes from Revision F (December 2020) to Revision G (June 2024)	Page
Removed "If unused, the WDI connection must be high impedance to prevent dev	•
event." due to functionality not available	
Updated MR resistance typical value	6
Updated tPHL and tPLH max specification	7
Changes from Revision E (August 2011) to Revision F (December 2020)	Page
 Updated the numbering format for tables, figures, and cross-references throughout 	ut the document1
Updated the description to highlight benefits of the key features	1
· Moved table of the details on package, threshold and top mark to the device and	documentation support
section in the back, leaving only the nomenclature and the topology summary her	e in this device comparison
table section	
· Moved pin out figures from first page to this new pin configuration section and add	ded pin function table4
· Moved Timing Diagrams to new section and added legend for the letters on the d	iagrams8
· Moved and updated device overview, block diagram and function mode table to the	nis newly created section
and added subsections for detailed feature descriptions for MR, output topology (a	
open-drain and watchdog timer)	

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com

14-Aug-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3123J12DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PBNI	Samples
TPS3123J12DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PBNI	
TPS3123J18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PBPI	Samples
TPS3123J18DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PBPI	
TPS3124G15DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PBRI	Samples
TPS3124J12DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PBQI	Samples
TPS3124J12DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PBQI	
TPS3124J18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PBSI	Samples
TPS3124J18DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PBSI	
TPS3125G15DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PBUI	Samples
TPS3125G15DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PBUI	
TPS3125J12DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PBTI	Samples
TPS3125J12DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PBTI	
TPS3125J18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PBVI	Samples
TPS3125J18DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PBVI	
TPS3125L30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PBXI	Samples
TPS3125L30DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PBXI	
TPS3126E12DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFOI	Samples
TPS3126E12DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PFOI	
TPS3126E15DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFPI	Samples
TPS3126E15DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PFPI	
TPS3126E18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFQI	Samples
TPS3126E18DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PFQI	



www.ti.com 14-Aug-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3128E12DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFRI	Samples
TPS3128E15DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFSI	Samples
TPS3128E15DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PFSI	
TPS3128E18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PFTI	Samples
TPS3128E18DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	PFTI	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Aug-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3123J12DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3123J18DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3124G15DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3124J12DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3124J18DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3125G15DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3125J12DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3125J18DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3125L30DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3126E12DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3126E15DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3126E18DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3128E12DBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3128E15DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3128E18DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3123J12DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3123J18DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3124G15DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3124J12DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3124J18DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3125G15DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3125J12DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3125J18DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3125L30DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3126E12DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3126E15DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3126E18DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3128E12DBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS3128E15DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3128E18DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated