












TPS43331-Q1 SLVSA38B – DECEMBER 2009 – REVISED JULY 2017

# **TPS43331-Q1 Dual Switcher and Linear Regulators**

#### 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature
  - Device HBM ESD Classification Level 2
- Input Operating Range 5 V to 30 V (VBAT)
- Two, Adjustable Output Voltage, Step-Down Switching Voltage Regulators
- External Clock Input
- Soft-Start Control for Step-Down Regulators
- Programmable, Linear Regulator (VSTBY), Low Quiescent Current (65 µA typ)
- Programmable, Linear Regulator (VLR)
- · Overvoltage Detection and Shutdown
- Protected, High-Side Drive Ouput (HSD)
- Power-On Reset for Standby Regulator (VSTBY)
- Serial Communication, I<sup>2</sup>C Interface
- Low Voltage Warning Detection With Programmable Input Threshold (LVWIN, VBATW)
- Enable Feature, Controls VBUCK 1
- Programmable Power Good Delay Time (PGDLY) for VSTBY
- Current-Limit and Independent Thermal Detection and Shutdown Protection on All Regulators and High-Side Driver Output
- Thermally Enhanced 38-Pin DAP PowerPAD™ Package

#### Simplified Schematic



# 2 Applications

- Automotive Applications
- Power Supply for Microcontrollers and DSPs

# 3 Description

The TPS43331-Q1 is a multi-rail output voltage regulator, with two synchronous switch mode controllers and two linear regulators. In addition, there is a reverse protected high side switch and voltage supervisor for monitoring the standby regulator and input voltage. The regulator outputs and high side switch are controlled either by discrete inputs for certain outputs and serial interface using the I<sup>2</sup>C configuration for outputs not controlled by discrete inputs.


The standby linear regulator (VSTBY) is high voltage tolerant and can be connected directly to the vehicle battery, the quiescent current is typically 65  $\mu$ A to maintain a regulated output with light loads.

# **Device Information**(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS43331-Q1	HTSSOP (38)	12.50 mm × 6.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Efficiency vs Load Current (V<sub>OUT</sub> = 5 V)





# **Table of Contents**

1	Features 1	7	Detailed Description	. 20
2	Applications 1		7.1 Overview	
3	Description 1		7.2 Functional Block Diagram	21
4	Revision History2		7.3 Feature Description	21
5	Pin Configuration and Functions		7.4 Device Functional Modes	26
6	Specifications4		7.5 Programming	. 27
U	6.1 Absolute Maximum Ratings		7.6 Register Map	. 29
	6.2 ESD Ratings	8	Application and Implementation	. 30
	6.3 Recommended Operating Conditions		8.1 Application Information	
	6.4 Thermal Information		8.2 Typical Application	30
	6.5 DC Electrical Characteristics		8.3 System Example	. 43
	6.6 1 <sup>2</sup> C Interface Electrical Characteristics	9	Power Supply Recommendations	. 44
	6.7 Switching Regulators Electrical Characteristics 8	10	Layout	. 44
	6.8 Standby Regulator (VSTBY) Electrical		10.1 Layout Guidelines	
	Characteristics9		10.2 Layout Example	. 44
	6.9 Linear Regulator (VLR) Electrical Characteristics 10		10.3 Power Dissipation Derating	45
	6.10 High-Side Driver (HSD) Electrical Characteristics 11	11	Device and Documentation Support	. 46
	6.11 AC Switching Characteristics 11		11.1 Documentation Support	
	6.12 I <sup>2</sup> C Interface Switching Characteristics 12		11.2 Receiving Notification of Documentation Updates	s 46
	6.13 Switching Regulators Switching Characteristics 12		11.3 Community Resources	
	6.14 Linear Regulator Switching Characteristics 13		11.4 Trademarks	. 46
	6.15 High-Side Driver (HSD) Switching		11.5 Electrostatic Discharge Caution	. 46
	Characteristics		11.6 Glossary	
	6.16 Timing and Switching Diagrams 14	12	Mechanical, Packaging, and Orderable	
	6.17 Typical Characteristics		Information	. 46

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision A (September 2015) to Revision B	Page
•	Added the automotive features to the Features section	1
•	Changed the values for the linear regulator and standby regulator in the Recommended Operating Conditions table	5
•	Added the VBAT = 6 V test condition and change V <sub>UVLO</sub> to 9 V in the battery < 18 V test condition for the battery input leakage current parameter in the <i>DC Electrical Characteristics</i> table	5
•	Added back the 18-V test condition (8% maximum) for the VSTBY parameter	9
•	Added to the Charge Pump Capacitor Input (VCP) section	23
•	Updated some of the symbols in the Detailed Design Procedure section	32
•	Added the Receiving Notification of Documentation Updates section	46
•	Changed the Electrostatic Discharge Caution statement	46

#### Changes from Original (December 2009) to Revision A

Page

•	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Added Thermal Information table	
•	Deleted parameter V <sub>STBY</sub> = 18 for 8 MAX	9
•	Changed Input voltage in Table 3	. 32
•	Changed VBUCK 1 to IBUCK 1 in Table 3	. 32
•	Changed VBUCK 2 to IBUCK 2 in Table 3	. 32


Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated



# 5 Pin Configuration and Functions

#### DAP Package 28-Pin HTSSOP With PowerPAD Top View



#### **Pin Functions**

	PIN		DEFAULT	DECODURTION
NO.	NAME	1/0	STATE	DESCRIPTION
1	AGND	Ground	_	Analog ground reference
2	VSTBYS	1	_	Voltage feedback for standby regulator
3	VSTBY	0	_	Regulated output, for standby and normal mode
4	VINSB	Power	_	Power input for standby regulator
5	CSLEW	0	Low	Capacitor to control VSTBY slew rate
6	VCP	1	_	Storage capacitor for charge pump
7	VLRS	1	_	Voltage feedback for switched linear regulator
8	VINLR	Power	_	Input power for switched linear regulator
9	VLR	0	_	Linear regulator output, switched using serial interface
10	EN	I	Low	Input command for active mode
11	SDA	I/O	_	Serial bidirectional data line for I <sup>2</sup> C
12	SCL	I	_	Serial clock input for synchronization of data communications for I <sup>2</sup> C
13	SYNCH	1	Low	External clock input for synchronization of switching frequency for SMPS
14	LVWIN	I	_	Low-voltage warning input
15	VBATW	0	Open	Battery voltage warning output
16	VBAT	Power	_	Input power for high side driver switch
17	HSD	0	_	High side driver output
18	PGDLY	1	_	Power good delay capacitor input for VSTBY regulator
19	RST	0	Low	Low-voltage reset indicator for VSTBY (active low)
20	I2CID	1	Low	Chip Identifier for I <sup>2</sup> C
21	VBATP	Power	_	Battery voltage input for IC with external protection for reverse connections
22	VGB2	0	Low	Low side gate drive output for channel 2 (synchronous switch)
23	PH2	1	_	Phase reference for bootstrap drive channel 2
24	VGT2	0	Low	High side gate drive output for channel 2 (synchronous switch)
25	CBS2	1	_	Bootstrap capacitor for high side gate drive channel 2
26	VCMP2	1	_	Compensation feedback for channel 2
27	VFB2	1	_	Regulated output voltage feedback for channel 2
28	ISLO2	1	_	Low side of output current sense, channel 2
29	ISHI2	I		High side of output current sense, channel 2

Copyright © 2009–2017, Texas Instruments Incorporated



## Pin Functions (continued)

	PIN	1/0	DEFAULT	DESCRIPTION	
NO.	NAME	1/0	STATE	DESCRIPTION	
30	PGND	Ground	_	Power ground, switching regulator ground reference	
31	ISHI1	I	_	High side of output current sense, channel 1	
32	ISLO1	I	_	Low side of output current sense, channel 1	
33	VFB1	I	_	Regulated output voltage feedback for channel 1	
34	VCMP1	I	_	Compensation feedback for channel 1	
35	CBS1	I	_	Bootstrap capacitor for high side gate drive channel 1	
36	VGT1	0	Low	High side gate drive output for channel 1 (synchronous switch)	
37	PH1	I	_	hase reference for bootstrap drive channel 1	
38	VGB1	0	Low	Low side gate drive output for channel 1 (synchronous switch)	

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Unregulated input <sup>(3)</sup>	VBAT, VBATP	-0.3	40	V
Unregulated power supply <sup>(3)</sup>	VINSB, VINLR	-0.3	40	V
High side output <sup>(4)</sup>	HSD	-0.3	40	V
Low voltage warning input	LVWIN	-0.3	40	V
Switched linear regulator	VLR	-0.3	15	V
Bootstrap capacitor	VCP	-0.3	18	V
	PGDLY, CSLEW, VBATW, RST, EN, VSTBYS, VSTBY, VLRS, SYNCH, I2CID, SCL, SDA, VCMP1, VCMP2, VFB1, VFB2 <sup>(3)</sup>	-0.3	5.5	
	ISHI1, ISHI2, ISLO1, ISLO2 <sup>(3)</sup>	-0.3	10	
Logic level or low voltage signals	CBS1, CBS2, VGT1, VGT2	-0.3	40	V
	VGB1, VGB2	-0.3	10	
	PH1, PH2 <sup>(4)</sup>	-1	40	
Dperating junction temperature range, T <sub>J</sub>		-40	150	°C
Storage temperature range, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	2000	V

Product Folder Links: TPS43331-Q1

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> All voltage values are with respect to GND.

<sup>(3)</sup> Absolute negative voltage on these pins not to go below -0.5 V.

<sup>(4)</sup> Absolute negative voltage on these pins not to go below –1 V, and transients of –2 V because of recirculation of an inductive load for < 100 ns.



# 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
	Unregulated input	VBAT, VBATP	5	30	V
	Unregulated power supply	VINSB, VINLR	1.8	30	V
	High side output	HSD	5	30	V
	Low voltage warning input	LVWIN	5	30	V
	Linear regulator	VLR	1.2	12	V
	Standby regulator	VSTBY, VSTBYS	1.2	5	V
	Bootstrap capacitor	VCP		16	V
		PGDLY, CSLEW, VBATW, RST, EN, VLRS, SYNCH, I2CID, SCL, SDA, VCMP1, VCMP2, VFB1, VFB2	4.5	5.3	٧
		ISHI1, ISHI2, ISLO1, ISLO2	1.2	9	V
	Logic level or low voltage signals	CBS1, CBS2, VGT1, VGT2	5	38	V
		VGB1, VGB2	3	8	V
		PH1, PH2	-1	30	V
T <sub>A</sub>	Operating ambient temperature <sup>(1)</sup>		-40	125	°C

<sup>(1)</sup> Assumes  $T_A = T_J - Power dissipation \times \theta_{JA}$ 

# 6.4 Thermal Information

		TPS43331-Q1	
	THERMAL METRIC <sup>(1)</sup>	DAP (HTSSOP)	UNIT
		38 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	25	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	10	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	_	°C/W
ΨЈТ	Junction-to-top characterization parameter	_	°C/W
ΨЈВ	Junction-to-board characterization parameter	_	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	_	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

#### 6.5 DC Electrical Characteristics

VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}$ C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VBAT B	attery input		•			
$V_{NOV}$	Normal operating voltage		6		18	V
$V_{JSV}$	Jump start voltage	$T_A = -40^{\circ}C \text{ to } 50^{\circ}C$	18		26.5	V
V <sub>OVSD</sub>	Overvoltage shutdown	All outputs except standby reg are disabled,	27			V
V <sub>HYS</sub>	Hysteresis		0.5			V
$V_{UVLO}$	Undervoltage lockout	VSTBY ref disabled, Verify < V <sub>OL</sub> (max)	2		5.2	V
		Standby mode, VBAT = 14 V, $I_{VSTBY}$ = 100 $\mu$ A, $I_{Battery}$ - $ I_{VSTBY} $ , EN = 0 V			100	
	Battery input leakage	Standby mode, 9 V < VBAT < 18 V, $I_{VSTBY} = -100 \mu A$ , $I_{Battery} = I_{VSTBY}$ , EN = 0 V			130	μA
IQ	current	Standby mode, 18 V < VBAT < 40 V, $I_{VSTBY}$ = -100 $\mu$ A, $I_{Battery}$ - $ I_{VSTBY} $ , EN = 0 V			200	
		Standby mode, VBAT = 6 V, $I_{VSTBY}$ = -100 $\mu$ A, $I_{Battery}$ - $ I_{VSTBY} $ , EN = 0 V			2.5	mA

This assumes a JEDEC JESD 51-5 standard board with thermal vias – See the Layout Example section and the application report PowerPAD Thermally Enhanced Package for more information. This assumes junction to exposed thermal pad.



# **DC Electrical Characteristics (continued)**

VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}\text{C}$  to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
I <sub>B</sub>	Battery input bias current	VBAT = 6V to 18V, HSDEN = VLREN = SW2EN = 1, VGT2 = VGB2 = open, $I_{VSTBY} = I_{VLR} = I_{HSD} = 100 \ \mu\text{A}, I_{Battery} -  I_{VSTBY}  -  I_{VLR}  -  I_{HSD} $		25	mA
		VBAT = 6 V to 18 V, HSDEN = 1, $I_{HSD}$ = 100 $\mu$ A, $ I_{VBAT} $ – $ I_{HSD} $		1	
I <sub>B</sub>	VBAT input bias current	VBAT = 40 V		5	mA
		VBAT = -20 V	-2		
LVWIN L	ow voltage warning input				
$V_{TH}$	Input high threshold		1.1	1.2	V
V <sub>HYS</sub>	Hysteresis	On rising edge on input signal	70	120	mV
	lancet lands are assument	LVWIN = 1 V to 18 V	-1	1	
I <sub>LKG</sub>	Input leakage current	LVWIN = 40 V	-1	1	μA
VBATP (	Consumption current				1
		$I_{VSTBY} = 50 \text{ mA}$		10	
		SW2EN = 1, VGTX = VGBX = open		15	
		V <sub>LREn</sub> = 1, I <sub>VLR</sub> = 100 μA		10	
	Supply current from VBATP	I <sub>VBATP</sub> =   I <sub>VLR</sub>		10	mA
I <sub>B</sub>	line	VBAT = 40 V, I <sub>VSTBY</sub> = 50 mA		6	IIIA
		VBAT = VINLR = Open, $V_{UVLO}$ < VBATP = VINSB < 18 V, VLREn = SW2EN = HSDEN = 1, $I_{VLR}$ = $I_{HSD}$ = -100 $\mu$ A, VGTX = VGBX = Open, $I_{VBATP}$ - $I_{VSTBY}$ + $I_{VLR}$ + $I_{HSD}$		20	
CSLEW	Slew rate control on standby	· · · · · · · · · · · · · · · · · · ·			1
I <sub>CSLEW</sub>	Soft-start rate on VSTBY reg	C <sub>CSLEW</sub> = 0.01 μF	-2.9	-1.45	μA
EN Enab	ole/disable input				*
V <sub>IH</sub>	Enable		2		V
V <sub>IL</sub>	Disable			0.8	V
V <sub>HYS</sub>	Hysteresis		300	800	mV
I <sub>LKG</sub>	Input leakage current		-1	1	μA
	Synchronization input voltage	e threshold			1
V <sub>IH</sub>	Enable	Switch enabled going from low to high 20% to 80%	2		V
V <sub>IL</sub>	Disable	Switch disabled going from high to low 80% to 20%		0.8	V
V <sub>HYS</sub>	Hysteresis		300	800	mV
R <sub>PD</sub>	Input pulldown resistance		20	100	kΩ
	Power good delay	1			1
I <sub>OH</sub>	Power delay output current	PGDLY = 0, 100 pF $\leq$ C <sub>PGDLY</sub> $\leq$ 0.01 $\mu$ F	-2.6	-1.5	μA
V <sub>TH</sub>	Input threshold	Verify RST deasserted	1.5	2.5	V
V <sub>SAT</sub>	PGDLY saturation voltage	100 pF ≤ C <sub>PGDLY</sub> ≤ 0.01uF		0.4	
	set output	100 pt = opgoly = oto tal		0.1	•
NOT NO	set output	0.5 V ≤ VSTBY ≤ VTH_min (VSTBY), I <sub>OL</sub> = 1.6 mA, Active			
V	Deact output	mode		0.4	V
V <sub>OL</sub>	Reset output	0.5 V ≤ VSTBY ≤ VTH_min (VSTBY), I <sub>OL</sub> = 1.6 mA, Standby mode		0.4	V
		0.5 V ≤ VBATP ≤ VUVLO_min, I <sub>OL</sub> = 100 μA		0.4	V
Leakage	Output leakage current	RST = VSTBY, Active and standby modes	-10	10	μΑ
VBATW	Low input voltage warning (E	Battery input)			
	Warning output voltage	IOL = 1.6 mA, Active and standby modes		0.4	V
V <sub>OL</sub>	warning output voltage	,			

Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated



# 6.6 I<sup>2</sup>C Interface Electrical Characteristics

VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}\text{C}$  to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
I2CID Se	erial interface ID address input				
$V_{IH}$	Input high threshold		2		V
V <sub>IL</sub>	Input low threshold			0.8	V
$V_{HYS}$	Hysteresis		0.3	0.8	V
$I_{LKG}$	Input leakage current	I2CID = 3.3 V	-1	1	μΑ
SCL Ser	ial clock input for synchronization	n			
$V_{IH}$	Input high threshold		2		V
$V_{IL}$	Input low threshold			0.8	V
$V_{HYS}$	Hysteresis		0.3	0.8	V
$I_{LKG}$	Input leakage current	0.3 V ≤ V <sub>SCL</sub> ≤ 3.0 V	-1	1	μΑ
C <sub>SCLIN</sub>	Input line capacitance			10	pF
SDA Ser	rial communications data line	•	·		
V <sub>IH</sub>	Input high threshold		2		V
V <sub>IL</sub>	input low threshold			0.8	V
$V_{HYS}$	Hysteresis		0.3	0.8	V
I <sub>Leakage</sub>	Leakage current	0.3 V ≤ V <sub>SDA</sub> ≤ 3.0 V	-1	1	μΑ
V	Output acturation valtage	I <sub>OL</sub> = 3 mA		0.4	V
$V_{SAT}$	Output saturation voltage	I <sub>OL</sub> = 6 mA		0.6	V
C <sub>SDAIN</sub>	Input line capacitance			10	pF



# 6.7 Switching Regulators Electrical Characteristics

VBAT = VBATP = 6 V to 18 V.  $T_1 = -40^{\circ}$ C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Switch mod	de regulators (Channel 1)				1
Io	Output current			4	Α
Vo	Regulated output voltage range		1.2	10	V
V <sub>FB1</sub>	Feedback voltage input		980	1020	mV
V <sub>OTOL</sub>	Regulated output voltage tolerance	$I_{\rm O}$ = 100% to 10% $I_{\rm O}$ (max), Includes external feedback resistors	-5%	5%	
V <sub>ISCTH</sub>	Short circuit current, voltage threshold (1)		60	120	mV
V <sub>DO</sub>	Dropout voltage <sup>(2)</sup>	$I_O = I_O(max)$ , VBAT = 9 V, Includes drop due to $V_{ISCTH}$		400	mV
dV/dt	Output voltage soft-start slew rate (3)	Step response on regulator enable, $I_O = I_O(max)$		10 5%	V/ms
V <sub>P_SC</sub>	Overshoot (4)	I <sub>O</sub> = I <sub>SC</sub> (max), Remove short		5%	
		I <sub>O</sub> = 10% to 100% I <sub>O</sub> (max)	-5%		
$V_{P\_TR}$	Load transient response (4)	$I_O = 100\%$ to 10% $I_O(max)$		5%	
I <sub>VGT1_SRC</sub>	Gate drive source current (high side)	VGT1 = VGB1 = 6 V, Measure time calculate current	210	330	mA
I <sub>VGT1_SINK</sub>	Gate drive sink current (high side)	VGT1 = VGB1 = 6 V, Measure time calculate current	500	1020	mA
I <sub>VGB1_SRC</sub>	Gate drive source current (low side)	VGT1 = VGB1 = 6 V, Measure time calculate current	90	135	mA
I <sub>VGB1_SINK</sub>	Gate drive sink current (low side)	VGT1 = VGB1 = 6 V, Measure time calculate current	440	1300	mA
Switch mod	de regulators (Channel 2), SW2EN = 1	(unless otherwise noted)	*		
Io	Output current			4.0	Α
Vo	Regulated output voltage range		1.2	10	V
V <sub>FB1</sub>	Feedback voltage input		980	1020	mV
V <sub>OTOL</sub>	Regulated output voltage tolerance	I <sub>O</sub> = 100% to 10% I <sub>O</sub> (max), Includes external feedback resistors	-5%	5%	
VI <sub>SCTH</sub>	Short circuit current, voltage threshold <sup>(1)</sup>		60	120	mV
V <sub>DO</sub>	Dropout voltage <sup>(2)</sup>	$I_O = I_O(max)$ , VBAT = 9 V, Includes drop due to $V_{ISCTH}$		400	mV
dV/dt	Output voltage soft-start slew rate (3)	Step response on regulator enable, $I_O = I_O(max)$		10	V/ms
V <sub>P_SC</sub>	Overshoot <sup>(4)</sup>	$I_O = I_{SC}(max)$ , Remove short		5%	
	Load transient response <sup>(4)</sup>	I <sub>O</sub> = 10% to 100% I <sub>O</sub> (max)	-5%		
$V_{P\_TR}$	Load transient response	$I_O = 100\%$ to 10% $I_O(max)$		5%	
I <sub>VGT2_SRC</sub>	Gate drive source current (high side)	VGT1 = VGB1 = 6 V, Measure time calculate current	210	330	mA
I <sub>VGT2_SINK</sub>	Gate drive sink current (high side)	VGT1 = VGB1 = 6 V, Measure time calculate current	500	1020	mA
I <sub>VGB2_SRC</sub>	Gate drive source current (low side)	VGT1 = VGB1 = 6 V, Measure time calculate current	90	135	mA
I <sub>VGB2_SINK</sub>	Gate drive sink current (low side)	VGT1 = VGB1 = 6 V, Measure time calculate current	440	1300	mA

<sup>(1)</sup> The output remains stable using soft-start conditions when the output drops from regulation to 0 V. The device is not damaged by a hard short to ground.

Lower VBAT until the output drops to 0.1 V. Measure VBAT – V<sub>O</sub>.

Design information – Not tested. Specified by CSLEW current and bench characterization.

Design information – Not tested.

Submit Documentation Feedback

Copyright © 2009-2017, Texas Instruments Incorporated



# 6.8 Standby Regulator (VSTBY) Electrical Characteristics

VINLR = 3 V to 18 V, VBAT = VBATP = 6 V to 18 V,  $T_J = -40$ °C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	0.4	Active mode	5	300	A
I <sub>O</sub>	Output current	Standby mode	0.05	300	mA
Vo	Regulated output voltage range	VINSB = $(V_O + V_{DO})$ to 18 V, $I_O = I_O(max)^{(1)}$ to $I_O(min)$ , $T_A = -40^{\circ}\text{C}$ to +50°C, VINSB = 18 V to 26.5 V, $I_O = I_O(max)^{(2)}$ to $I_O(min)$	1.2	3.6	٧
$V_{STBYS}$	Feedback input voltage for standby regulator		980	1020	mV
$V_{STBY}$	Regulated output voltage tolerance	$I_O = I_O(max)$ to $I_O(min)$ , $V_O + V_{DO} < VINSB < 18 V$ , 1% nominal (3% worse case) tolerance resistors	<b>–</b> 5%	5%	
	voltage tolerance	$I_O = I_O(max)$ to $I_O(min)$ , 18 V < VINSB < 26.5 V		8%	
LR	Load regulation	$I_O = I_O(max)$ to $I_O(min)$	-4%	0%	
SR	Line regulation	$I_O = I_O(max)$ , $V_O + V_{DO} < VINSB < 18 V$	-4%	4%	
I <sub>SC</sub>	Short circuit current limit	$V_{STBY} = 0 \ V^{(3)}$	310	1400	mA
$V_{DO}$	Dropout voltage (4)	$I_{O} = 300 \text{ mA}$		1200	mV
$V_{LVRTH}$	Low-voltage reset threshold	Lower V <sub>O</sub> until goes low	900	950	mV
$T_{SD}$	Thermal shutdown (5)		150	210	°C
T <sub>HYS</sub>	Hysteresis		5	15	ů
ΔV/ΔΤ	Output voltage slew rate <sup>(6)</sup>	Step response on regulator, $I_O = I_O(min)$		10	V/mS
$V_{OP\_SC}$	Overshoot <sup>(5)</sup>	$I_O = I_{SC}(min)$ , Remove short		5%	
		Active mode, $V_{STBY}$ = 1.2 V, $C_{VSTBY}$ = 1 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = $I_O$ (min) to $I_O$ (max), $I_O$ = $I_O$ (max) to $I_O$ (min)	-6%	6%	
V	Load transient	Active mode, VSTBY = 3.6 V, $C_{VSTBY}$ = 1 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = $I_O$ (min) to $I_O$ (max), $I_O$ = $I_O$ (max) to $I_O$ (min)	-6%	6%	
$V_{P\_TR}$	response (5)	Standby mode, VSTBY = 1.2 V, $C_{VSTBY}$ = 1 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = -100 mA to $I_O$ (max), $I_O$ = $I_O$ (max) to -100 mA	-6%	6%	
		Standby mode, VSTBY = 3.6 V, $C_{VSTBY}$ = 1 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = -100 mA to $I_O$ (max), $I_O$ = $I_O$ (max) to -100 mA	-6%	6%	
\/	Power supply	$I_{O}$ = 0.5xI $_{O}$ (max), $f_{o}$ = 120 Hz to 10 kHz, VINSB = 14-V DC and 1-V AC (p $-$ p)	50		dB
$V_{PRSS}$	rejection ratio (5)	$I_{O}$ = 0.5xI $_{O}$ (max), $f_{o}$ = 20 to 20 kHz, VINSB = 14-V DC and 1-V AC (p $-$ p)	45		d
V	Output noise	100-kHz low-pass filter, fo = 20 Hz to 100 kHz, I <sub>VSTBY</sub> = -5 mA		400	uV
$V_N$	Output noise	100-kHz low-pass filter, fo = 20 Hz to 20 kHz, I <sub>VSTBY</sub> = -5 mA		200	uv
t <sub>tr</sub>	Output voltage transient response	$I_O = I_O(min)$ to $I_O(max)$ , $C_O(max)$		40	μs
Co	Output capacitance	C <sub>O</sub> (nom) = 1 μF, 16 V	0.53	1.15	μF
R <sub>ESR</sub>	Output capacitance ESR	f = 1 kHz, T <sub>A</sub> = 125°C		8.75	Ω
		$f = 1 \text{ kHz}, T_A = -40^{\circ}\text{C}$		1%	
DF	Output capacitor dissipation factor	$f = 1 \text{ kHz}, T_A = 25^{\circ}\text{C}$		3.5%	
		f = 1 kHz, T <sub>A</sub> = 125°C		5.5%	

<sup>(1)</sup> This nomenclature is meant to agree with the convention that current flow into the pin is a positive. Therefore lo(max) is a smaller magnitude current and lo(min) is larger magnitude current throughout the parametric tables.

Product Folder Links: TPS43331-Q1

Design information – Not tested, parameter assured by characterization.

The output remains stable using soft-start conditions when the output drops from regulation to 0 V. The IC is not damaged by a hard short to ground.

Lower VBAT until the output drops to 0.1 V. Measure VBAT - Vo.

Design information - Not tested.

Design information – Not tested. Specified by CSLEW current and bench characterization.



# 6.9 Linear Regulator (VLR) Electrical Characteristics

VINLR = 3 V to 18 V, VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}$ C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
lo	Output current		5	650	mA
V <sub>O</sub>	Regulated output voltage range	VINLR = (V <sub>O</sub> + V <sub>DO</sub> ) to 18 V, $I_O$ = $I_O$ (max) to $I_O$ (min), $I_A$ = -40°C to +50°C, VINLR = 18 V to 26.5 V, $I_O$ = $I_O$ (max) to $I_O$ (min)	1.2	8.5	V
$V_{LRS}$	Feedback input voltage		980	1020	mV
$V_{LR}$	Output voltage tolerance	$I_O = I_O(max)$ to $I_O(min)$ , $V_O + V_{DO} < VINLR < 18 V$ , 1% nominal (3% worse case) tolerance resistors	-5%	5%	
		$I_O = I_O(max)$ to $I_O(min)$ , VINLR = 18 V to 26.5 V		8%	
LR	Load regulation	$I_O = I_O(max)$ to $I_O(min)$	-4%	1%	
SR	Line regulation	$I_O = I_O(max)$ , $V_O + V_{DO} < VINLR < 18 V$	-4%	4%	
SK	Line regulation	$I_{O} = I_{O}(max)$ , 18 V < VINLR < 26.5 V	-4%	4%	
I <sub>SC</sub>	Short circuit current limit	$V_{LR} = 0 \ V^{(1)}$	0.7	2.7	Α
V	Drangut valtage (2)	$I_{O} = -200 \text{ mA}$		400	mV
$V_{DO}$	Dropout voltage (2)	$I_{O} = -600 \text{ mA}$		1.7	V
T <sub>SD</sub>	Thermal shutdown (3)		150	210	٥C
T <sub>HYS</sub>	Hysteresis		5	15	°C
$V_{OP\_SC}$	Overshoot	$I_O = I_{SC}(min)$ , Remove short		5%	
V	Load transient	VLR =1.2 V, CVLR = 1 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = $I_O$ (min) to $I_O$ (max), $I_O$ = $I_O$ (max) to $I_O$ (min)	-6%	6%	
$V_{P\_TR}$	response <sup>(3)</sup>	VLR = 8.5 V, $C_{VLR}$ = 1 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = $I_O(min)$ to $I_O(max)$ , $I_O$ = $I_O(max)$ to $I_O(min)$	-6%	6%	
V	Power supply rejection	$I_O = 0.5 \times I_O(max)$ , $f_o = 120$ Hz to 10 kHz, VINLR = 14-V DC and 1-V AC (p - p)	50		dB
V <sub>PRSS</sub>	ratio <sup>(3)</sup>	$I_O = 0.5 \times I_O(max)$ , $f_o = 20$ Hz to 20 kHz, VINLR = 14-V DC and 1-V AC $(p-p)$	45		uБ
\/	Output noise <sup>(3)</sup>	100-kHz low-pass filter, f <sub>o</sub> = 20 Hz to 100 kHz, I <sub>VLR</sub> = -5 mA		400	/
$V_N$	Output noise	Weighted filter, f <sub>o</sub> = 20 Hz to 20 kHz, I <sub>VLR</sub> = -5 mA		200	uV
t <sub>tr</sub>	Output voltage transient response (3)	$I_O = I_O(min)$ to $I_O(max)$ , $C_O(max)$		40	μs
Co	Output capacitance (3)	C <sub>O</sub> (nom) = 1 μF, 16 V	0.53	1.15	μF
R <sub>ESR</sub>	Output capacitance ESR <sup>(3)</sup>	f = 1 kHz, T <sub>A</sub> = 125°C		8.75	Ω
		f = 1 kHz, T <sub>A</sub> = -40°C		1%	
DF	Output capacitor dissipation factor (3)	f = 1 kHz, T <sub>A</sub> = 25°C		3.5%	
	uissipation factors	f = 1 kHz, T <sub>A</sub> = 125°C		5.5%	1

<sup>(1)</sup> The output remains stable using soft-start conditions when the output drops from regulation to 0 V. The IC is not damaged by a hard (1) The output remains stable using soft start conditions when the output short to ground.
 (2) Lower VBAT until the output drops to 0.1 V. Measure VBAT – V<sub>O</sub>.
 (3) Design information – Not tested

Product Folder Links: TPS43331-Q1

Copyright © 2009–2017, Texas Instruments Incorporated



# 6.10 High-Side Driver (HSD) Electrical Characteristics

VBAT = VBATP = 6 V to 18 V, HSD1EN = 1,  $T_J = -40$ °C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP M	AX	UNIT
V	HSD output saturation	$I_{HSD} = -300 \text{ mA}$			0.6	V
$V_{SAT}$	voltage	$I_{HSD} = -450 \text{ mA}, t = 0.5 \text{ s}$			1.2	V
		HSD1EN = 0, HSD = 0 V	<b>-</b> 5		5	μΑ
		HSD1EN = 0, $R_{HSD}$ = 20 $\Omega$ to -1 $V$	-100			μΑ
	Laglaga gurrant	HSD1EN = 0, VBAT = HSD	-100	•	00	μΑ
I <sub>LKG</sub>	Leakage current	HSD1EN = 0, VBAT = HSD = 34 V	-100	•	00	μΑ
		VBAT = open, C <sub>VBAT</sub> = 1 mF, HSD = 18 V	0		10	mΑ
		GND = open, $R_{HSD} = 20 \Omega$ to $-1 \text{ V}$		(1	15	mΑ
	High-side short circuit	HSD = 0 V	0.310		1.4	Α
I <sub>STG</sub>	current	HSD = VBAT	-2	;	2(2)	mΑ
$T_{SD}$	HSD thermal shutdown (3)	$I_{HSD} = -100 \mu\text{A}$	150	•	90	٥С
$T_{HYS}$	Hysteresis		5		15	٥С

- (1) The condition does not damage the IC or any external components connected to the IC.
- (2) The limits are based on characterization. This condition does not damage the IC and or any external components connected to the IC.
- (3) Design information Not tested

## 6.11 AC Switching Characteristics

VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}$ C to +150°C (unless otherwise noted) (see Figure 1 and Figure 2)

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RST F	Reset tim	ing					
1	t <sub>enrst</sub>	Reset enable time		0			μs
2	t <sub>PGDLY</sub>	Reset delay time	CPGDLY(nom) = 100 pF	25		100	μs
3	t <sub>por</sub>	Internal power on reset	VSTBY in regulation to RST deasserted delay			5	ms
4	t <sub>f</sub>	Reset fall time	$C_{\overline{RST}} = 50 \text{ pF}$			2	μs
VSTB	Y Standby regulator de-glitch timer			·			
5	t <sub>lvcp</sub>	De-glitch filter time		5		20	μs
PGDL	Y Power	good discharge time		•			
	t <sub>dch</sub>	Power good delay capacitor discharge time	CPGDLY = 0.01 μF			1	μs
VBAT	W low in	put voltage warning					
6	t <sub>prlvw</sub>	Low voltage rising output indicator propagation delay				1	μs
7	t <sub>pfovsd</sub>	Overvoltage shutdown propagation delay				1	μs
8	t <sub>pflvw</sub>	Low voltage falling output warning propagation delay				1	μs
9	t <sub>f</sub> Fall time					1	μs



# 6.12 I<sup>2</sup>C Interface Switching Characteristics

VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}$ C to +150°C (unless otherwise noted) (see Figure 3)<sup>(1)(2)</sup>

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
SCL S	Serial cloc	k timing				
	,	Operior Laborate from management	Standard mode	0	100	kHz
1	f <sub>SCL</sub>	Serial clock frequency	Fast mode	0	400	kHz
_			Standard mode	4		μs
2	t <sub>HD</sub> , STA	Hold time for repeated start	Fast mode	0.6		μs
0		Olasela Isaa mala saadab	Standard mode	4.7		μs
3	t <sub>LOW</sub>	Clock low pulse width	Fast mode	1.3		μs
		0	Standard mode	4		μs
4	tHIGH	Clock high pulse width	Fast mode	0.6		μs
_		0	Standard mode	4.7		μs
5	t <sub>SU, STA</sub>	Setup time for repeated start	Fast mode	0.6		μs
			Standard mode		1	μs
6	t <sub>r, SCL</sub>	Clock rise time	Fast mode, C <sub>SCL</sub> = 10 pF	21 <sup>(3)</sup>	300	ns
			Fast mode, C <sub>SCL</sub> = 400 pF	60	300	ns
			Standard mode		0.3	μs
7	t <sub>f, SCL</sub>	Clock fall time	Fast mode, C <sub>SCL</sub> = 10 pF	21	300	ns
	,		Fast mode, C <sub>SCL</sub> = 400 pF	60	300	ns
8	t <sub>SP,SCL</sub>	Clock input noise pulse			50	ns
SDA	Serial com	munications data line				
_		0 : 1 1 /	Standard mode	250		ns
9	t <sub>SU, DAT</sub>	Serial data setup time	Fast mode	100		ns
			Standard mode		1	μs
10	t <sub>r, SDA</sub>	Data rise time	Fast mode, C <sub>SDA</sub> = 10 pF	21	300	ns
			Fast mode, C <sub>SDA</sub> = 400 pF	60	300	ns
			Standard mode		300	ns
11	t <sub>f, SDA</sub>	Data fall time	Fast mode, C <sub>SDA</sub> = 10 pF	21	300	ns
			Fast mode, C <sub>SDA</sub> = 400 pF	60	300	ns
12	t <sub>SP,SDA</sub>	SDA input noise pulse			50	ns
			Standard mode		250	ns
13	t <sub>fo,SDA</sub>	SDA output pulse time	Fast mode, C <sub>SDA</sub> = 10 pF	21	250	ns
			Fast mode, C <sub>SDA</sub> = 400 pF	60	250	ns
4.4		Chan hit askun times	Standard mode	4		μs
14	t <sub>SU,STO</sub>	Stop bit setup time	Fast mode	0.6		μs
45		Due for a habitan and at 11.5	Standard mode	4.7		μs
15	t <sub>BU</sub>	Bus free between stop and start bit	Fast mode	1.3		μs

<sup>(1)</sup> Capacitance on serial interface pins SCL and SDA are 10 pF  $\geq$  C<sub>SCL</sub>, C<sub>SDA</sub>  $\geq$  400 pF

# 6.13 Switching Regulators Switching Characteristics

VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}$ C to +150°C (unless otherwise noted)

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
1	f <sub>SW</sub> Nom	inal operating frequency		165		kHz
1	f <sub>SWTOL</sub> Oper	rating frequency tolerance		-15%	15%	
1	f <sub>SYN CH</sub> Sync	ch frequency range nominal		225	400	kHz
1	D <sub>SYN CH</sub> Sync	ch input duty ratio		40%	60%	

<sup>(2)</sup> Parameters assured by worst case test program execution in fast mode.

<sup>(3)</sup> The total load capacitance range for SCL and SDA for I<sup>2</sup>C specification



# **Switching Regulators Switching Characteristics (continued)**

VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}$ C to +150°C (unless otherwise noted)

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
2	t <sub>r</sub>	Gate drive transition time, rising	$VGTx = VGB \times 6 V$ , $C_{VGBx} = 100 nF$		500 <sup>(1)</sup>	ns
3	t <sub>f</sub>	Gate drive transition time, falling	VGTx = VGB x 6 V, C <sub>VGBx</sub> = 100 nF		100 <sup>(1)</sup>	ns
4	t <sub>DS</sub>	Synchronous switch on delay		20	100 <sup>(2)</sup>	ns
5	t <sub>dt</sub>	Top switch on delay		20	100	ns
	t <sub>dc</sub>	Minimum on time		3.5% <sup>(3)</sup>	98.2% <sup>(4)</sup>	

- (1) Switching times will vary for different external FET.
- Delay time is intended to guard against shoot-through losses and will be dependent upon the switch transition times. Measurements are done at either threshold values or 50% as shown below.
- (3)  $D_{on(min)} = (1.2 \text{ V} \times (1 t_{ol})) / V_{ov(max)} = (1.2 \text{ V} \times 0.95) / 33 \text{ V}.$ (4) Min refresh time of 220 ns every five periods at 440 kHz.

## 6.14 Linear Regulator Switching Characteristics

VINLR = 3 V to 18 V, VBAT = VBATP = 6 V to 18 V, T<sub>J</sub> = -40°C to +150°C (unless otherwise noted) (see Figure 5)

NO.	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1	t <sub>don</sub> Turnon delay				15	μs
2	t <sub>doff</sub> Turnoff delay				15	μs
3	t <sub>dovsd</sub> Delay timer overvoltage shutdown				200	μs
4	t <sub>drovsd</sub> Delay timer return from overvoltage shutdown				200	μs

# 6.15 High-Side Driver (HSD) Switching Characteristics

VBAT = VBATP = 6 V to 18 V, HSD1EN = 1,  $T_J = -40$ °C to +150°C (unless otherwise noted) (see Figure 6)

NO.		PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
1	t <sub>don</sub>	Turnon delay <sup>(1)</sup>		0	15	μs
2	t <sub>doff</sub>	Turnoff delay	$R_{HSD} = 180 \Omega$	0	200	μs
3	t <sub>r</sub>	Rise time, 10% to 90%		25	75	μs
4	t <sub>dovsd</sub>	Delay timer overvoltage shutdown		0	200	μs
5	t <sub>drovsd</sub>	Delay timer return from overvoltage shutdown		0	200	μs

(1) Design information - Not tested



# 6.16 Timing and Switching Diagrams




Figure 1. Input and Control Timing



# **Timing and Switching Diagrams (continued)**




Figure 2. Input and Control Timing for  $\overline{\text{VBATW}}$ 




Figure 3. Serial Communication AC Timing (I<sup>2</sup>C Interface)



# **Timing and Switching Diagrams (continued)**




Figure 4. Switching Regulators Timing




Figure 5. Linear Regulator Timing



# **Timing and Switching Diagrams (continued)**





Figure 6. HSD Timing


# TEXAS INSTRUMENTS

## 6.17 Typical Characteristics





# **Typical Characteristics (continued)**



Ambient Temperature (°C)
Figure 15. VSTBY Dropout Voltage vs Ambient Temperature



# 7 Detailed Description

#### 7.1 Overview

The TPS43331-Q1 is a combination of two switched mode synchronous step down controllers and two linearly regulated power supplies. There is also a protected high side output, controlled by a discrete input to switch auxiliary input power to other devices in the system. The standby regulator VSTBY is enabled once the input power from the protected terminal of the battery supply is available to the device. The standby regulator consumes less than 75  $\mu$ A with less than 100  $\mu$ A of load current on the regulated output terminal (VSTBY). In this condition the device is operating in the low power mode and current consumption from the input voltage source is minimized. The standby regulator on initial power up has a soft start function (CSLEW); the voltage ramp on the CSLEW is used to control the output voltage ramp rate of the standby regulator.

The second linearly regulated supply will be controlled through the serial communications. A digital bit assigned in a register controls if the VLR output is enabled (bit = 1) or disabled (bit = 0). This regulator is powered from either protected battery input or regulated voltage source. Both linearly regulated supplies can be programmed to a specified output voltage range based on feedback threshold setting on their respective sense terminals (VSTBYS and VLRS).

The two switch-mode synchronous step down controllers are configured to drive external NMOS power switches, and control the energy in the inductor by limiting the current using a resistor current sense feedback. The output voltage is regulated using external resistor feedback network. The regulated output voltage can be programmed to a specified range using different feedback thresholds at the VFB(x) terminal. The switch mode step down controller channel 1 is enabled when the active mode terminal EN is set high (logic 1). The second switch mode controller channel 2 is activated using the serial communications interface. Both switch mode configuration have dead time implementation to prevent simultaneous conduction during the switching phase. This is achieved by monitoring the voltage on the phase node to control gate drive sequencing. To minimize ripple current on the input line the two buck regulators are switched 180° out of phase. In addition, the SYNCH pin can be used to alter the switching frequency of both regulators and synchronize it to an external clock operating between 150 kHz and 400 kHz. Although the switching is now synchronous with the external clock, both regulators always operate 180° out of phase with respect to each other. During initial power up the switch mode regulator has a soft start function based on the internal oscillator and independent of the external clock signal on the synchronization input (SYNCH).

The high side switch output is powered from battery and has internal reverse blocking to prevent conduction when the power input line is bias negative with respect to high side driver output terminal. This output is current limited in the event of a short to ground condition. The output is controlled through serial communications, a single bit setting with the default being output OFF state.

The voltage supervisor circuitry monitors the standby voltage output and activates the reset line (pulls RST low) if the regulated output voltage is below low voltage threshold. There is a power good delay timer function (PGDLY) which allows the output voltage to stabilize before the RST line is deasserted. This delay time can be programmed externally using a capacitor. The second voltage supervisor monitors the scaled value of the input voltage source sensed on the LVWIN terminal. If the voltage sensed at this node is below the internal threshold setting, the voltage warning output terminal (VBATW) is pulled low. Alternatively if the VBAT input is above an overvoltage set point (27 V to 31 V), the outputs are disabled and voltage warning output terminal (VBATW) is pulled low.

The serial communications is using the inter-IC communications (I<sup>2</sup>C) interface bus. The maximum frequency of operation is 400-kbaud, and a chip identifier terminal (I2CID) sets the address for communications.

Thermal sensing and protection is implemented for both the linear regulators and the high side driver outputs. Thermal shutdown on any one output will NOT directly disable any other output circuitry.



#### Overview (continued)

1.

### 7.2 Functional Block Diagram




Figure 16. Typical Application Schematic

# 7.3 Feature Description

# 7.3.1 Unregulated Battery Input Voltage (VBAT)

This input terminal will have an external input filter and voltage suppression above 40 V for protection. The input is used to provide the operating voltage for the high side driver output, and used for sensing over voltage condition in the system. The over voltage detection circuitry has hysteresis for noise rejection.

# 7.3.2 Protected Unregulated Battery Input Voltage (VBATP)

This terminal provides the power source for internal circuitry to bias band-gap reference, oscillator and other circuitry in the device. The voltage on this terminal is used to sense for system undervoltage condition.

Copyright © 2009–2017, Texas Instruments Incorporated



#### 7.3.3 Low-Voltage Warning Input (LVWIN)

This input is used to detect low voltage condition. The input voltage source is scaled using external resistor network (programmable) to set the threshold for detection of low voltage condition. Once the input voltage is below the set threshold the low voltage warning output terminal is pulled low (VBATW).

#### 7.3.4 Voltage Warning Output (VBATW)

This is an open drain output which is pulled up to supply with an external resistor. This output is asserted low when either of the following conditions is satisfied:

- Detection of low-voltage condition
- Detection of overvoltage condition

If the fault condition is removed the  $\overline{VBATW}$  output is deasserted (output goes high).

# 7.3.5 Low-Voltage Reset (RST)

This output indicates if there is a low voltage on the standby regulator output (VSTBY). The output is deasserted once the standby regulator achieves proper regulation and after the power delay timer has expired. This low voltage reset circuitry is functional for voltages above 0.5 V on the standby regulator output terminal. Additionally the low voltage reset output will remain low if the standby regulator input voltage is in the undervoltage lockout mode. If the PGDLY and VSTBYS pins are both high, the nRST pin is high. The VSTBYS voltage must be higher than 0.93 V (typical) and the nRST pin is pulled low 10 µs (typical) after the VSTBYS pin goes low.

#### 7.3.6 Power-Good Delay Timer Input (PGDLY)

The capacitor on this terminal programs power good delay timer function. A current source on this pin charges an external capacitor once the standby regulator achieves proper regulation. Once the voltage on the capacitor exceeds the internal threshold the internal comparator will deassert the reset output line. The external capacitor is discharged (reset) once the RST output is deasserted, and so any subsequent power up sequence will start from zero time for the power good delay. The power good delay is not initiated as a result of external device asserting the reset output terminal.

#### 7.3.7 Active Mode Enable Input (EN)

This input pin commands different modes of operation. When asserted low the device will enter low quiescent standby mode, with only the standby regulator ON. Once the input is asserted high the device is in active mode and regulator output control is achieved by discrete inputs and serial communications. The input is TTLcompatible with hysteresis for noise rejection. There is an internal pull down to ensure a default state of standby mode.

## 7.3.8 Slew Rate Control Capacitor Input (CSLEW)

This pin provides the soft-start function for an internal reference used by the standby linear voltage regulator. An internal current source will charge an external capacitor to produce a linear voltage ramp at start up for the internal reference. This will be used to limit the slew rate of the output voltage of the standby regulator. An internal low side switch is used to discharge the capacitor in accordance will the operating mode requirements for slew rate control.

Product Folder Links: TPS43331-Q1

The soft start time must be greater than dtss >  $2\pi$  (LC)<sup>1/2</sup>.

 $C = dt \times I / dv$ 

where

- dv = 1.2 V
- I = 1.6- to 2.4- $\mu$ A range

dt >  $2\pi (LC)^{1/2}$ 

(1)



#### 7.3.9 Charge Pump Capacitor Input (VCP)

This pin has an external capacitor to provide storage for an internal charge pump.

This charge pump is activated at supply voltages less than approximately 9 V to appropriately supply the high-side driver. When active, the guiescent current is increased.

#### 7.3.10 Power Ground (PGND)

This pin is the power ground reference for the device. All switching nodes are referenced to this ground.

#### 7.3.11 Analog Ground Reference (AGND)

This pin is reference ground for ALL non-power and non-switch-mode related ground termination inside the device.

## 7.3.12 Inter-IC Communications Interface (I2CID)

The serial communications interface is a 7-bit address for controlling the switch mode controller 2 (VBUCK 2), linear regulator (VLR) and high side driver output (HSD). There are two lines SCL and SDA to control the communications between the master and the slave. An I2CID terminal is used to address the IC in a system where multiple IC's may be implemented. The SDA terminal has an internal FET switch to pull the SDA low as an acknowledgment signal back to the main controller. An active high allows access to the register.

#### 7.3.13 Clock Input (SCL)

This pin is an input pin for a clock signal input from the master control. The clock signal is used to synchronize the data communications between the master device and the slave (TPS43331-Q1). The input signal will be TTL-compatible with hysteresis for noise rejection.

#### 7.3.14 Data Line (SDA)

The pin is a data line communications between the master and slave device. The input signal is TTL-compatible with hysteresis for noise rejection. An internal pull down driver will provide an acknowledgment signal back to the master controller.

#### 7.3.15 Interface Chip Identifier (I2CID)

The pin is used as a chip identification input for the  $I^2C$  interface between the master and the slave device. The input signal is TTL-compatible with hysteresis for noise rejection. The state of the input signal is reflected in the  $I^2C$  chip address byte 0. The value of the signal on this terminal is latched on a POR condition. A low leakage internal pull-down is implemented to ensure the default state is zero.

The device requires a three-byte access from the microcontroller (Chip address, Register address and data).

#### 7.3.16 Switch Mode Regulators

There are two switch-mode controllers when configured with external power switches form the buck (step-down) regulators. One switch-mode regulator is controlled by an enable input control (EN) and the second is controlled by a bit using the serial communications interface.

Short-circuit detection is achieved by current sensed through an external sense resistor in series with the inductor. The current limit is applied on a cycle-by cycle basis. Once overcurrent is detected the output is disabled for the remainder of the cycle, and is enabled on the next clock edge.

#### 7.3.17 Upper FET Gate Drive Outputs (VGT1 and VGT2)

These outputs are the gate drive signals for the external high side FETs for each switch-mode controller.

The output voltage is clamped to prevent excessive gate drive voltage to the external MOS devices. These outputs are a push-pull configuration and are current limited for charging a capacitive load.

Copyright © 2009–2017, Texas Instruments Incorporated



#### 7.3.18 Lower FET Gate Driver Outputs (VGB1 and VGB2)

These outputs are the gate drive signals for the external low side FETs for each switch-mode controller. The switching signal is 180 degrees out of phase with the upper gate drive signals for each controller. The lower gate drive controls the FET for synchronous switching. These output signals are clamped to prevent excessive gate voltage to the external MOS devices. These outputs are a push-pull configuration and are current limited for charging a capacitive load.

# 7.3.19 Bootstrap Capacitor Input (CBS1 and CBS2)

These pins are the bootstrap capacitor inputs for switcher 1 and switcher 2 respectively. These capacitors act as the voltage supply for the upper gate drive circuitry. The capacitors are re-charged on every low side synchronous switching action. In the case of 100% duty cycle for the upper FET, the device will automatically reduce the duty cycle to approximately 95% on every fifth cycle to allow these capacitors to re-charge.

#### 7.3.20 Phase Reference for High-Side Bootstrap Supply (PH1 and PH2)

These pins provide a floating voltage reference for the high-side FET gate drive circuitry for switcher 1 and switcher 2 respectively. These nodes are used to monitor the status of the upper external FETs, and allow switching of the lower external FETs without shorting the supply.

#### 7.3.21 Current Sense High-Side (ISHI1 and ISHI2)

These are the high-side current sense resistor node inputs for switcher 1 and switcher 2 respectively. The common mode range of the combined high-side and low-side current sense inputs supports the entire output voltage range.

#### 7.3.22 Current Sense Low-Side (ISLO1 and ISLO2)

These are the low-side current sense resistor node inputs for switcher 1 and switcher 2 respectively. The common mode range of the combined high-side and low-side current sense inputs supports the entire output voltage range.

#### 7.3.23 Regulated Output Sense Voltage Feedback (VFB1 and VFB2)

These are the input pins for the voltage output feedback signals for switcher 1 and switcher 2 respectively. The external resistor network setting on these pins programs the desired regulated output voltages for each switch-mode converter.

#### 7.3.24 Feedback Compensation Input (VCMP1 and VCMP2)

These are the input pins for the converter compensation feedback for switcher 1 and switcher 2 respectively.

#### 7.3.25 Synchronization Input (SYNCH)

This is an input pin for feeding an external clock to synchronize the switching frequency of both switch-mode regulators. The IC will detect a small number of edges (2 to 5) prior to recognizing a valid external clock input signal and synchronizing the internal operation with an external clock input. The regulator operates with an external input clock signal until a low voltage reset or a command to go into a sleep mode.

#### 7.3.26 Standby Linear Regulator Input (VINSB)

This is the input pin for the operating voltage of the standby regulator. The voltage source for the standby regulator requires an external blocking diode in the module for reverse supply conditions. This input pin requires the necessary filtering and protection against positive and negative transients to prevent damage to the IC (see Figure 16).



#### 7.3.27 Standby Regulator Output (VSTBY)

This is the regulated output of the standby regulator, and derives the voltage source from the VINSB terminal. The regulator has an internal linear current limit for protection against shorts to ground. The output voltage will recover to the specified range once the fault condition is removed. This output remains within the tolerance of the specification during positive transient events on the input. An under-shoot condition during any load transient event will not assert a reset condition on the RST output, proving the load transient is within the specified range.

Once the regulator drops-out due to low input voltage on VINSB, the output tracks the input voltage minus the saturation voltage of the pass device. The device will enter thermal shut down if the local die temperature exceeds the thermal shut-down threshold. The thermal shut-down has hysteresis such that the output enables once the local die temperature falls below the disable threshold. If the output falls below the specified low voltage reset, the IC will notify this condition by asserting the rest line  $\overline{RST}$  low.

#### 7.3.28 Standby Regulator Sense Voltage (VSTBYS)

This pin is used to program the regulated output voltage to a range specified in the parametric table. An external resistor network is used to ratio the output voltage and fed back into the VSTBYS pin.

#### 7.3.29 Switched Linear Regulator Input (VINLR)

This is the input pin for the operating voltage of the switched linear regulator. The voltage source for this regulator requires an external blocking diode in the module for reverse supply conditions. This input pin requires the necessary filtering and protection against positive and negative transients to prevent damage to the IC (see Figure 16).

# 7.3.30 Switched Linear Regulator Output (VLR)

This is the regulated output of the switched linear regulator, and derives the voltage source from the VINLR terminal. The regulator has an internal linear current limit for protection against shorts to ground. The output voltage will recover to the specified range, once the fault condition is removed. This output remains within the tolerance of the specification during load transient event on the output line. The output is disabled in the event VBAT exceeding the overvoltage shut-down threshold VOVSD. The output will be enabled once the VBAT input voltage falls below the internal set threshold (with hysteresis).

Once the regulator drops-out due to low input voltage on VINLR, the output tracks the input voltage minus the saturation voltage of the pass device. The device will enter thermal shut down if the local die temperature exceeds the thermal shut-down threshold. The thermal shut-down has hysteresis such that the output enables once the local die temperature falls below the disable threshold.

#### 7.3.31 Switched Linear Regulator Sense Voltage (VLRS)

This pin is used to program the regulated output voltage to a range specified in the parametric table. An external resistor network is used to ratio the output voltage and fed back into the VLRS pin.

#### 7.3.32 High-Side Driver Output (HSD)

This pin is the output of the high side driver (switched input voltage). The output is enabled through a bit in the I2C data register. If the voltage on the VBAT supply exceed the overvoltage shutdown threshold VOVSD this output is disabled. Upon return from the fault condition the output recovers to the state set by the enable bit (HSDEN) in I<sup>2</sup>C data register without any intervention from the system. The output is stable during any soft-start conditions or specified load transients. This output is protected against:

- Short to module supply
- Short to module ground
- Short through the load to -1 V
- Unpowered short to module supply
- Reverse supply (–13 V)

The output has short circuit protection with a linear current limit and thermal shutdown with hysteresis.



If the local die temperature exceeds the thermal shutdown detection threshold this output is disabled. This output is enabled once the local die temperature falls below the detection threshold with hysteresis providing the HSDEN bit is set.

The invoking of thermal shut down on this output does not directly affect any other outputs or circuitry in the IC. The operation of the switch is not affected during the re-circulation of an inductive load providing the negative voltage applied to this pin is within the specified limits

#### 7.4 Device Functional Modes

#### 7.4.1 Operating Mode Definition

Figure 17 shows the operating modes of the TPS43331-Q1.




Figure 17. Operating Modes



#### 7.5 Programming

#### 7.5.1 Register Definition for I<sup>2</sup>C

### 7.5.1.1 Chip Address Byte

The IC supports two addresses by using bit 4 of the chip address byte and the I2CID input. The state of the I2CID input pin is read into bit 3 of the chip address byte (indicated by X in the frame above).

The valid chip addresses for writing to this IC are \$0001000 (0x08) and \$0001100 (0x0C), since the LSB of the chip address byte is a read/write bit, these two addresses translate into hex values of 0x10 and 0x18 respectively.

Frame format requires two-byte access from the master controller.

- The first byte contains the address information
- The second byte contains the data information

**Table 1. Frame Format** 

		С	HIP A	ADDR	ESS I	вуте	0					REGIS	STER	ADD	RESS	3					D	ATA I	вүте	0				
S	0	0	0	1	Х	0	0	0	Α	0	0 0 0 0 0 0 0 1					Α	7	6	5	4	3	2	1	0	Α	Р		
	MSB							LSB																				

The data format/transfer will be the following order:

- 1. MSB first to LSB last; Bit 7 of each byte is the MSB. Bit 0 of each byte is the LSB.
- 2. Bit 0 (LSB) in the address byte defines the read/write bit; a value of 0 indicates a data write.
- 3. The bit marked X in the address byte indicates the state of the I2CID input.

#### Transmission format:

- 1. The data transfer begins with a start signal (S), where the SDA transitions from high to low while SCL is high (see Figure 18).
- 2. After 8 bits are transmitted and detected the IC (TPS43331-Q1) will send an acknowledge pulse (A) to the master.
- 3. After each successive writes of 8 bits, the IC sends an acknowledge pulse to the master.
- 4. The message communications is completed (stop condition P) when SDA transitions from low to high while SCL is high.






Figure 18. I<sup>2</sup>C Communications

If a transfer is interrupted by a stop condition, the partial byte transmission shall not be latched. Only the prior messages transmitted and acknowledged are latched.

Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated



# 7.6 Register Map

# 7.6.1 Data Register

# Figure 19. Data Register Format

7	6	5	4	3	2	1	0
Х	X	X	Х	X	SW2EN	LREN	HSDEN
R/W-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 2. Data Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
7–3	X	R/W	00000	X
2	SW2EN	R/W	0	SW2EN default state = 0, switcher 2 is OFF (disabled) SW2EN = 1, switcher 2 ON (enabled)
1	LREN	R/W	0	LREN default state = 0, the switched linear regulator (VLR) is OFF LREN = 1, the switched linear regulator (VLR) is ON
0	HSDEN	R/W	0	HSDEN default state = 0, the high side switch is OFF HSDEN = 1, the high side switch is ON



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS43331-Q1 is a combination of two switched-mode, synchronous step-down controllers and two linearly-regulated power supplies. These devices are configured to drive external NMOS power switches and control the energy in the inductor by limiting the current using a resistor current sense feedback. The output voltage is regulated using an external resistor feedback network. The regulated output voltage can be programmed to a specified range using different feedback thresholds at the VFB(x) terminal. To minimize ripple current on the input line, the two buck regulators are switched 180° out of phase.

The protected high-side output is controlled by a discrete input to switch auxiliary input power to other devices in the system. The standby regulator VSTBY is enabled when the input power from the protected terminal of the battery supply is available to the device. The standby regulator consumes less than 75  $\mu$ A, with less than 100  $\mu$ A of load current on the regulated output terminal (VSTBY).

## 8.2 Typical Application

The calculations from the *Buck Regulators* section result in the schematic shown in Figure 20.


The design requirements for the switching regulator design in Figure 20 are listed in Table 3.

Assume Type III Compensation network for each buck regulator.

30

www.ti.com





Copyright © 2017, Texas Instruments Incorporated

Figure 20. Design Circuit Schematic



#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 3.

**Table 3. Design Requirements** 

PARAMETER	VALUE				
Input voltage	8 V to 26 V (14 V typ)				
Output voltage buck regulator 1– VBUCK 1	Min = 4.75 V, Max = 5.25 V				
Output voltage buck regulator 2 – VBUCK 2	Min = 3.135 V, Max = 3.465 V				
Converter switching frequency, f <sub>SW</sub>	250 kHz				
Maximum output current on buck regulator 1– I <sub>O</sub>	2 A				
Maximum output current on buck regulator 2 – I <sub>O</sub>	1.5 A				
Maximum ripple current I <sub>ripple</sub>	0.2 × I <sub>O</sub>				

#### 8.2.2 Detailed Design Procedure

## 8.2.2.1 Type II Compensation




Figure 21. Type II Compensation

The LC output filter gives a Double Pole which has a -180° phase shift.

$$f_{LC} = \frac{1}{2\pi\sqrt{LC_O}} (Hertz)$$
 (2)

The ESR of the output capacitor,  $C_{\rm O}$ , gives a zero that has a 90° phase shift.

$$f_{ESR} = \frac{1}{2\pi \times C_O \times ESR_{Co}} (Hertz)$$
(3)

The values of R1 and RS2 are chosen based on the desired V<sub>BUCK</sub>.

$$V_{BUCK} = V_{ref} \times \frac{R1 + RS2}{RS2} \text{(Volt)}$$

where

• 
$$V_{ref} = 1 V$$
 (4)



Use the following equations to select the resistor vales:

Select RS2 = 10 k $\Omega$ 

$$R1 = \frac{RS2(V_{BUCK} - V_{ref})}{V_{ref}}$$
(5)

$$R1 = \frac{10000(V_{BUCK} - 1)}{1} \tag{6}$$

$$R2 = \frac{f_c \times V_{ramp} \times R1}{V_{BAT} \times f_{LC}}$$

where

•  $V_{ramp} = 1.8 \text{ V}$ ,  $V_{BAT} = \text{typical input operating voltage}$ 

• 
$$f_c = f_{SW} \times 0.1$$
 (the cutoff frequency, when the gain is 1 is called the unity gain frequency) (7)

The  $f_c$  is typically 1/5 to 1/10 of the switching frequency.

Use Equation 8 to calculate the PWM modulator gain (K).

$$K = \frac{V_{BAT}}{V_{ramp}}$$
 (8)

Use Equation 9 to calculate the amplifier gain (Av).

$$Av = \frac{R2}{R1} \tag{9}$$

$$f_z = \frac{f_c}{K}(Hertz) \tag{10}$$

$$f_{p} = f_{c} \times K(Hertz)$$
 (11)

$$C1 = \frac{10}{2\pi \times R2 \times f_{LC}} \tag{12}$$

$$C2 = \frac{C1}{(\pi \times R2 \times C1 \times f_{SW}) - 1}$$
(13)




Figure 22. Type II Bode Plots



#### 8.2.2.2 Type III Compensation




Figure 23. Type III Compensation

 $f_c = f_{SW} \times 0.1$  (the cutoff frequency when the gain is 1 is called the unity gain frequency).

The  $f_c$  is typically 1/5 to 1/10 of the switching frequency double pole frequency response due to the LC output filter.

The LC output filter gives a *Double Pole* which has a -180° phase shift.

$$f_{LC} = \frac{1}{2\pi\sqrt{LC_O}}(Hertz)$$
(14)

The ESR of the output capacitor, C<sub>O</sub>, gives a zero that has a 90° phase shift.

$$f_{ESR} = \frac{1}{2\pi \times C_{O} \times ESR_{Co}} (Hertz)$$

$$V_{BUCK} = \frac{V_{ref} \times (R1 + RS2)}{RS2} (Volt)$$
(15)

where

• 
$$V_{ref} = 1 V$$
 (16)

Use Equation 17 to calculate the PWM modulator gain (K).

$$K = \frac{V_{BAT}}{V_{ramp}}$$

where

• 
$$V_{ramp} = 1.8 \text{ V}$$

Use Equation 18 to calculate the amplifier gain (Av).

$$Av = \frac{R2 \times (R1 + R3)}{R1 \times R3} \tag{18}$$

$$f_{P1} = \frac{C1 + C2}{2\pi \times R2 \times (C1 \times C2)} (Hertz)$$
(19)

$$f_{P2} = \frac{1}{2\pi \times R3 \times C3} (Hertz)$$
 (20)

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C1} (Hertz) \tag{21}$$

$$f_{Z2} = \frac{1}{2\pi \times (R1 + R3) \times C3} (Hertz)$$
(22)

4 Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated



Use the following guidelines for compensation components:

Make the two zeroes close to the double pole (LC); for example,  $f_{Z1} \approx f_{Z2} \approx 1 / 2\pi \times (LC_0)^{1/2}$ .

- 1. Make the first zero below the filter double pole (approximately 50% to 75% of  $f_{LC}$ ).
- 2. Make the second zero at filter double pole ( $f_{LC}$ ).

Make the two poles above the cross-over frequency f<sub>c</sub>.

- 1. Make the first pole at the ESR frequency (f<sub>ESR</sub>).
- 2. Make the second pole at 0.5 the switching frequency (0.5  $\times$  f<sub>SW</sub>).

Use the following equations to select the resistor values:

Select RS2 = 10 k $\Omega$ 

$$R1 = \frac{RS2 \times (V_{BUCK} - V_{ref})}{V_{ref}} (Ohm)$$
(23)

$$R1 = \frac{10000 \times (V_{BUCK} - 1)}{1} (Ohm)$$
 (24)

$$R2 = \frac{f_c \times V_{ramp} \times R1}{f_{LC} \times V_{BAT}} (Ohm)$$
(25)

Calculate C1 based on placing a zero at 50% to 75% of the output filter double pole frequency.

$$C1 = \frac{1}{\pi \times R2 \times f_{LC}} (Farad)$$
 (26)

Calculate C2 by placing the first pole at the ESR zero frequency.

$$C2 = \frac{C1}{(2\pi \times R2 \times C1 \times f_{ESR}) - 1} (Farad)$$
(27)

Set the second pole at 0.5 the switching frequency and also set the second zero at the output filter double pole frequency.

$$R3 = \frac{R1}{\left(\frac{f_{SW}}{2} \times \frac{1}{f_{LC}}\right) - 1}$$
(Ohm)

$$C3 = \frac{1}{\pi \times R3 \times f_{SW}} (Farad)$$
 (29)




Figure 24. Type III Bode Plots



#### 8.2.2.3 Component Calculations

#### 8.2.2.3.1 Buck-Controllers (VBUCK1, VBUCK2)

Use Equation 30 to calculate and select the desired inductor ripple current ( $\Delta I_L$ ).

$$\Delta I_L = I_{ripple} = 0.4 \times I_{O(max)}$$

where

The typical inductor ripple current is between 20% to 40% of the maximum output current.

Use Equation 31 to calculate the value of the inductor (L).

$$L = \frac{(V_{BAT(max)} - V_{BUCK})V_{BUCK}}{f_{SW} \times I_{ripple} \times V_{BUCK(max)}} (Henry)$$

where

• f<sub>SW</sub> is the switching frequency of the regulator

Use Equation 32 to calculate the value of the the rms and peak current flowing in the inductor is.

$$I_{L(RMS)} = \sqrt{I_O^2 + \frac{I_{ripple}^2}{12}} (Ampere)$$
(32)

Use Equation 33 to calculate the inductor peak current.

$$I_{L(peak)} = I_{O} + \frac{I_{ripple}}{2} (Ampere)$$
(33)

Use Equation 34 to calculate the value of the output voltage ripple.

$$\Delta V_{BUCK} = \Delta I_{L} \left( ESR + \frac{1}{8 \times f_{SW} \times C_{O}} \right) (Volt, Peak-to-Peak)$$
(34)

Usually the first term is dominant. The output ripple voltage is typically within the tolerance of the output specification.

Use Equation 35 to calculate the value of the output capacitor.

$$C_{O} = \frac{L(I_{O(max)}^{2} - I_{O(min)}^{2})}{V_{BUCK(max)}^{2} - V_{BUCK(min)}^{2}} (Farad)$$

where

I<sub>O(max)</sub> is the maximum output current

The difference between the maximum to minimum output current is the worst case load step in the system where:

V<sub>BUCK(max)</sub> is the maximum tolerance of the regulated output voltage.

V<sub>BUCK(min)</sub> is the minimum tolerance of the regulated output voltage.

#### 8.2.2.4 Power Dissipation

The power dissipation is largely dependent on the MOSFET driver current and input voltage. The drive current is proportional to the total gate charge of the external MOSFET.

$$P_{Gate} = Q_g \times V_{DR} \times f_{SW} \text{ (Watt)}$$

Assuming both high-side and low-side MOSFETs are identical in a synchronous configuration, use Equation 37 to calculate the total power dissipation.

$$P_{controller1} = 2 \times Q_q \times f_{SW} \times V_{BAT}$$
 (Watt) per channel (37)

Copyright © 2009-2017, Texas Instruments Incorporated



The total power dissipation for the dual-channel controller is:

$$P_{\text{controller 1 and 2}} = 4 \times Q_q \times f_{SW} \times V_{BAT} \text{ (Watt)}$$
(38)

Use Equation 39 to calculate the device power consumption.

$$P_{IC} = I_{a} \times V_{BAT}$$
 (Watt) (39)

Use Equation 40 to calculate the power of the standby linear regulator.

$$P_{STBY\_REG} = (VINSB - VSTBY) \times I_{VSTBY} (Watt)$$
 (40)

Use Equation 41 to calculate the power of the linear regulator.

$$P_{\text{LIN REG}} = (\text{VINLR} - \text{VLR}) \times I_{\text{VLR}} \text{ (Watt)}$$
(41)

Use Equation 39 to calculate the power of the high-side driver.

$$P_{HSD} = I_{HSD} \times 0.6$$
 (Watts) for up to 300-mA output current (42)

Therefore, use Equation 43 to calculate the total power dissipation (P<sub>Total</sub>).

$$P_{Total} = P_{controller \ 1 \ and \ 2} + P_{STBY\_REG} + P_{LIN\_REG} + P_{IC} + P_{HSD} (Watt)$$

$$(43)$$

#### 8.2.2.5 Buck Regulators

## 8.2.2.5.1 Buck Regulator 1 (VBUCK 1)

#### 8.2.2.5.1.1 Step 1. Calculate the Inductor Value

Use Equation 31 to find the inductor value and assume an inductor ripple current of 0.8 A.

$$L = \frac{\left(V_{BAT(max)} - V_{BUCK}\right)V_{BUCK}}{f_{SW} \times I_{ripple} \times V_{BAT(max)}} = \frac{(26-5)5}{250 \times 10^{3} \times 0.8 \times 26} = 20.2 \times 10^{-6} \text{ (Henry)}$$
(44)

 $L = 20.2 \mu H$ , use a value of 22  $\mu H$ 

#### 8.2.2.5.1.2 Step 2. Inductor Peak Current

Use Equation 33 to calculate the peak inductor current (I<sub>L(peak)</sub>).

$$I_{L(peak)} = I_O + \frac{I_{ripple}}{2} = 2 + \frac{0.8}{2} = 2.4 \text{ (Ampere)}$$
 (45)

 $I_{L(peak)} = 2.4 A$ 

#### 8.2.2.5.1.3 Step 3. Calculating the Output Capacitance ( $C_{\odot}$ )

Use Equation 35 to calculate the output capacitance.

$$C_{O} = \frac{L(I_{O(max)}^{2} - I_{O(min)}^{2})}{V_{BUCK(max)}^{2} - V_{BUCK(min)}^{2}} = \frac{22 \times 10^{-6} (2^{2} - (20 \times 10^{-3})^{2})}{5.15^{2} - 4.85^{2}} = 29.3 \times 10^{-6} (Farad)$$
(46)

Assume a tolerance of  $\pm 3\%$  to allow for some margin, the minimum I<sub>O</sub> current is 20 mA. Using Equation 34, the value of the minimum output capacitor,  $C_{O(min)}$ , is 29.3  $\mu$ F. Considering temperature variations and manufacture tolerance, choose a value of 68  $\mu$ F or greater for  $C_{O(min)}$ .

For this design, the value of  $C_O$  is 100  $\mu$ F.

## 8.2.2.5.1.4 Step 4. Calculating Loop Compensation Values

Use Equation 14 to determine the double pole:

$$f_{LC} = \frac{1}{2\pi\sqrt{LC_O}} = \frac{1}{2\times 3.142\sqrt{22\times 10^{-6}\times 100\times 10^{-6}}} = 3990 \text{ (Hertz)}$$
(47)

 $f_{LC} = 3.39 \text{ kHz}$ 

Use Equation 15 to determine the zero due to the ESR of the output capacitor  $C_O$  with ESR = 60 m $\Omega$ :

Submit Documentation Feedback



$$f_{ESR} = \frac{1}{2\pi \times C_O \times ESR} = \frac{1}{2 \times 3.142 \times 100 \times 10^{-6} \times 0.06} = 26.5 \times 10^3 \text{ (Hertz)}$$
(48)

 $f_{ESR} = 26.5 \text{ kHz}$ 

 $f_C = 0.08 \times f_{SW} = 20 \text{ kHz}$ 

Us Equation 24 and assume R27 = 10 k $\Omega$  to find the value of R23:

$$R23 = \frac{10000 \times (V_{BUCK} - 1)}{1} = \frac{10000 \times (5 - 1)}{1} = 40 \times 10^{3} \text{ (Ohm)}$$
(49)

 $R23 = 40.2 \text{ k}\Omega$ 

Use Equation 25 to find the value of R25:

$$R25 = \frac{f_c \times V_{ramp} \times R23}{f_{LC} \times V_{BAT}} = \frac{20 \times 10^3 \times 1.8 \times 40.2 \times 10^3}{3.39 \times 10^3 \times 14} = 30493 \text{ (Ohm)}$$
(50)

 $R25 = 30.5 \text{ k}\Omega$ , Choose  $R25 = 29.4 \text{ k}\Omega$ 

Use Equation 26 to find the value of C20:

$$C20 = \frac{1}{\pi \times R25 \times f_{LC}} = \frac{1}{3.142 \times 29.4 \times 10^3 \times 3.39 \times 10^3} = 3129 \times 10^{-12} (Farad)$$
 (51)

C20 = 3.13 nF, Choose C20 = 3.3 nF

Use Equation 27 to find the value of C23:

$$C23 = \frac{C20}{(2\pi \times R25 \times C2 \times f_{ESR}) - 1} = \frac{3.3 \times 10^{-9}}{(2 \times 3.142 \times 29.4 \times 10^{3} \times 3.3 \times 10^{-9} \times 26.5 \times 10^{3}) - 1} = 213 \times 10^{-12} \text{ (Farad)}$$
 (52)

C23 = 213 pF, Choose C23 = 220 pF

Us Equation 28 to find the value of R20:

$$R20 = \frac{R23}{\left(\frac{f_{SW}}{2} \times \frac{1}{f_{LC}}\right) - 1} = \frac{40 \times 10^3}{\left(\frac{250 \times 10^3}{2} \times \frac{1}{3.39 \times 10^3}\right) - 1} = 1.1 \times 10^3 \text{ (Ohm)}$$
(53)

 $R20 = 1.12 \text{ k}\Omega$ , Choose  $R20 = 1.1 \text{ k}\Omega$ 

Use Equation 29 to find the value of C18:

C18 = 
$$\frac{1}{\pi \times R20 \times f_{SW}} = \frac{1}{3.142 \times 1.1 \times 10^3 \times 250 \times 10^3} = 1.142 \times 10^{-9} \text{(Farad)}$$
 (54)

C18 = 1142 pF, Choose C18 = 1200 pF

#### 8.2.2.5.2 Buck Regulator 2 (VBUCK 2)

Using the same method for calculating the component values for Buck Regulator 2, with the set output conditions, the following values were selected.

#### 8.2.2.5.2.1 Step 5. Calculate the Inductor Value

Use Equation 31 to find the inductor value and assume an inductor ripple current of 0.3 A:

L = 19.2  $\mu$ H, use a value of 22  $\mu$ H

## 8.2.2.5.2.2 Step 6. Inductor Peak Current

From Equation 33, the peak inductor current is:

$$I_{L(peak)} = 1.65 A$$

Submit Documentation Feedback



## 8.2.2.5.2.3 Step 7. Calculating the Output Capacitance (C<sub>O</sub>)

Assume a tolerance of  $\pm 3\%$  to allow for some margin and a minimum I<sub>O</sub> current of 20 mA. Use Equation 35 to calculate the value of the output capacitor:

 $C_{O(min)}$  = 32.7  $\mu$ F, with temperature variations and manufacture tolerance choose a value of 100  $\mu$ F for this design.

 $C_O = 100 \mu F$ 

## 8.2.2.5.2.4 Step 8. Calculating Loop Compensation Values

Use Equation 14 to determine the double pole:

 $f_{LC} = 3.39 \text{ kHz}$ 

Use Equation 15 to determine the zero from the ESR of the output capacitor, C<sub>O</sub>, with ESR = 60 mΩ:

 $f_{ESR} = 26.5 \text{ kHz}$ 

 $f_c = 0.8 \times f_{SW} = 20 \text{ kHz}$ 

Use Equation 24 and the R32 value of 17.4 k $\Omega$ :

 $R34 = 40.2 \text{ k}\Omega$ 

Use Equation 25:

R33 = 30.3 k $\Omega$ , Choose R33 = 29.4 k $\Omega$ 

Use Equation 26:

C26 = 3.129 nF, Choose C26 = 3.3 nF

Use Equation 27:

C29 = 213 pF, Choose C29 = 220 pF

Use Equation 28:


 $R35 = 1.1 \text{ k}\Omega$ , Choose  $R35 = 1.1 \text{ k}\Omega$ 

Use Equation 29:


C27 = 1142 pF, Choose C27 = 1200 pF




#### 8.2.3 Application Curves













## 8.3 System Example

## 8.3.1 Multiple Power Supply Configuration for Vehicle Audio Applications

Figure 40 shows an example of configuration for car-audio power-supply application. Other combinations are possible depending on the system requirements.




Figure 40. Multiple Power Supply for Vehicle Audio



## 9 Power Supply Recommendations

Apply 5 V to 30 V to the VBAT and VBATP pins. Apply 1.8 V to 30 V to the VINSB and VINLR pins.

## 10 Layout

## 10.1 Layout Guidelines

## 10.1.1 Grounding and Circuit Layout Considerations

The TPS43331-Q1 has two separate ground termination (AGND and PGND) pins. The ground signal consists of a plane to minimize impedance. Try to separate the low-signal ground termination from the power-ground signal. The high-power noisy circuits, such as the output, synchronous rectifier, MOSFET driver decoupling capacitor, and the input capacitor, should be connected to the PGND plane. The AGND plane should only make a single point connection to the PGND plane.

The sensitive nodes, such as the feedback resistor divider, oscillator resistor (to set frequency), current sense, and compensation circuitry, should be connected to the AGND plane.

Try and minimize the high current-carrying loops to a minimum by ensuring optimal component placement. Ensure the bypass capacitors are located as close as possible to the respective power and ground pins.

Sensitive circuits, such as sense feedback, frequency setting resistor for the oscillator, current sense and compensation circuits, should not be located near the dv/dt nodes which include the gate drive outputs, phase pins, and boost circuits (bootstrap).

## 10.2 Layout Example




Figure 41. PCB Layout

4 Submit Documentation Feedback



## 10.3 Power Dissipation Derating

The power dissipation curve (see Figure 42) is based on attachment of the exposed power pad to the printed circuit board with multi layer FR4. The data is based of JEDEC JESD 51-5 standard board with thermal vias and high-K profile. The user must review PowerPAD Thermally Enhanced Package Application Report for recommended method of exposed pad attachment.




Figure 42. Power Dissipation Derating

Product Folder Links: TPS43331-Q1



## 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, PowerPAD Thermally Enhanced Package Application Report

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS43331-Q1



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS43331QDAPRQ1	ACTIVE	HTSSOP	DAP	38	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS43331Q1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS43331QDAPRQ1	HTSSOP	DAP	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Dec-2023




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS43331QDAPRQ1	HTSSOP	DAP	38	2000	350.0	350.0	43.0	


8.1 x 12.5, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Falls within JEDEC MO-153 Variation DDT-1.

PowerPAD is a trademark of Texas Instruments.



## DAP (R-PDSO-G38)


PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



# DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated