



Order

Now







# TPS53659 Dual-Channel (4-Phase + 1-Phase) or (3-Phase + 2-Phase) D-CAP+<sup>™</sup> Step-Down Multiphase Controller with NVM and PMBus<sup>™</sup> for VR13 Server Memory

### 1 Device Overview

### 1.1 Features

- Full VR13 Server Feature Set Including Digital Input Power Monitor
- Programmable Loop Compensations
- Configurable with Non-Volatile Memory (NVM) for Low External Component Counts
- Individual Phase Current Calibrations and Reports
- Dynamic Phase Shedding with Programmable Current Threshold for Optimizing Efficiency at Light and Heavy Loads
- Fast Phase-Adding for Undershoot Reduction (USR)
- Backward VR12.0 and VR12.5 Compatible
- 8-Bit DAC with Selectable 5 mV or 10 mV Resolution and Output Ranges from 0.25 V to 1.52 V or 0.5 V to 2.8125 V for Dual Channels
- Driverless Configuration for Efficient High-Frequency Switching

### 1.2 Applications

 VR13 Memory Power of Server and Telecom Applications

- Fully Compatible with TI NextFET<sup>™</sup> Power Stage for High-Density Solutions
- Accurate, Adjustable Voltage Positioning
- Frequency Selections with Closed-loop Frequency Control: 300 kHz to 1 MHz
- Patented AutoBalance™ Phase Balancing
- Selectable, 16-level Per-Phase Current Limit
- PMBus<sup>™</sup> System Interface for Telemetry of Voltage, Current, Power, Temperature, and Fault Conditions
- Dynamic Output Voltage Transitions with Programmable Slew Rates via SVID or PMBus Interface
- Conversion Voltage Range: 4.5 V to 17 V
- Low Quiescent Current
- 5 mm × 5 mm, 40-Pin, WQFN PowerPad<sup>™</sup> Package
- ASIC Needs Dual Power Rails
- High-Performance Processor Power

### 1.3 Description

The TPS53659 is a fully VR13 SVID compliant step-down controller with dual channels, built-in nonvolatile memory (NVM), and PMBus<sup>TM</sup> interface, and is fully compatible with TI NexFET<sup>TM</sup> power stage. Advanced control features such as D-CAP+<sup>TM</sup> architecture with undershoot reduction (USR) provide fast transient response, low output capacitance, and good current sharing. The device also provides novel phase interleaving strategy and dynamic phase shedding for efficiency improvement at different loads. Adjustable control of V<sub>CORE</sub> slew rate and voltage positioning round out the Intel<sup>®</sup> features. In addition, the device supports the PMBus communication interface for reporting the telemetry of voltage, current, power, temperature, and fault conditions to the systems. All programmable parameters can be configured by the PMBus interface and can be stored in NVM as the new default values to minimize the external component count.

The TPS53659 device if offered in a thermally enhanced 40-pin WQFN packaged and is rated to operate from -40°C to 125°C.

PART NUMBER	PACKAGE	BODY SIZE
TPS53659	WQFN (40)	5 mm × 5 mm

Table 1-1. Device Information<sup>(1)</sup>

(1) For more information, see, *Mechanical*, *Packaging*, and Orderable Information.





### **Table of Contents**

1	Devi	ce Overview	1						
	1.1	Features	1						
	1.2	Applications	1						
	1.3	Description	1						
2	Revi	sion History	<u>3</u>						
3	Device and Documentation Support								

4		hanical, Packaging, and Orderable rmation	5
	3.5	Glossary	4
	3.4	Electrostatic Discharge Caution	4
	3.3	Trademarks	4
	3.2	Community Resources	4
	3.1	Receiving Notification of Documentation Updates	4



### 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2016	*	Initial release.

### 3 Device and Documentation Support

#### 3.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 3.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 3.3 Trademarks

NextFET, AutoBalance, PowerPad, PMBus, NexFET, D-CAP+, E2E are trademarks of Texas Instruments. Intel is a registered trademark of Intel. PMBus is a trademark of SMIF, Inc..

#### 3.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 3.5 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



### 4 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS53659RSBR	ACTIVE	WQFN	RSB	40	3000	RoHS & Green	(6) Call TI   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	TPS	Samples
TPS53659RSBT	ACTIVE	WQFN	RSB	40	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	53659 TPS 53659	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### PACKAGE OPTION ADDENDUM


12-Mar-2025



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53659RSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS53659RSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Nov-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53659RSBR	WQFN	RSB	40	3000	346.0	346.0	33.0
TPS53659RSBT	WQFN	RSB	40	250	210.0	185.0	35.0


### TEXAS INSTRUMENTS

www.ti.com

### TRAY



18-Nov-2023



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
TPS53659RSBT	RSB	WQFN	40	250	35 X 14	150	322.6	135.9	7620	8.8	7.9	8.15

# **RSB 40**

5 x 5 mm, 0.4 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207182/D


# **RSB0040E**



# **PACKAGE OUTLINE**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RSB0040E**

# **EXAMPLE BOARD LAYOUT**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RSB0040E**

# **EXAMPLE STENCIL DESIGN**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated